Item type |
Trans(1) |
公開日 |
2015-08-01 |
タイトル |
|
|
タイトル |
Automatic Synthesis of Inter-heterogeneous-processor Communication for Programmable System-on-chip |
タイトル |
|
|
言語 |
en |
|
タイトル |
Automatic Synthesis of Inter-heterogeneous-processor Communication for Programmable System-on-chip |
言語 |
|
|
言語 |
eng |
キーワード |
|
|
主題Scheme |
Other |
|
主題 |
[System-Level Design] heterogeneous multiprocessors, communication synthesis, programmable system-on-chip |
資源タイプ |
|
|
資源タイプ識別子 |
http://purl.org/coar/resource_type/c_6501 |
|
資源タイプ |
journal article |
著者所属 |
|
|
|
Nagoya University |
著者所属 |
|
|
|
Nagoya University |
著者所属 |
|
|
|
Nagoya University |
著者所属 |
|
|
|
Nagoya University |
著者所属 |
|
|
|
Nagoya University |
著者所属(英) |
|
|
|
en |
|
|
Nagoya University |
著者所属(英) |
|
|
|
en |
|
|
Nagoya University |
著者所属(英) |
|
|
|
en |
|
|
Nagoya University |
著者所属(英) |
|
|
|
en |
|
|
Nagoya University |
著者所属(英) |
|
|
|
en |
|
|
Nagoya University |
著者名 |
Yuki, Ando
Yukihito, Ishida
Shinya, Honda
Hiroaki, Takada
Masato, Edahiro
|
著者名(英) |
Yuki, Ando
Yukihito, Ishida
Shinya, Honda
Hiroaki, Takada
Masato, Edahiro
|
論文抄録 |
|
|
内容記述タイプ |
Other |
|
内容記述 |
This paper introduces an automatic synthesis technique and tool to implement inter-heterogeneous-processor communication for programmable system-on-chips (PSoCs). PSoCs have an ARM-based hard processor system connected to an FPGA fabric. By implementing the soft processors in the FPGA fabric, PSoCs realize heterogeneous multiprocessors. Since the number and type of soft processors are configurable, PSoCs can be various heterogeneous multiprocessors. However, the inter-heterogeneous-processor communications are not supported by single binary operating systems. Proposed method automatically synthesizes the inter-heterogeneous-processor communications at an application layer from a general model description. The case study shows that automatically generated inter-heterogeneous-processor communication exactly runs the system on heterogeneous multiprocessors. |
論文抄録(英) |
|
|
内容記述タイプ |
Other |
|
内容記述 |
This paper introduces an automatic synthesis technique and tool to implement inter-heterogeneous-processor communication for programmable system-on-chips (PSoCs). PSoCs have an ARM-based hard processor system connected to an FPGA fabric. By implementing the soft processors in the FPGA fabric, PSoCs realize heterogeneous multiprocessors. Since the number and type of soft processors are configurable, PSoCs can be various heterogeneous multiprocessors. However, the inter-heterogeneous-processor communications are not supported by single binary operating systems. Proposed method automatically synthesizes the inter-heterogeneous-processor communications at an application layer from a general model description. The case study shows that automatically generated inter-heterogeneous-processor communication exactly runs the system on heterogeneous multiprocessors. |
書誌レコードID |
|
|
収録物識別子タイプ |
NCID |
|
収録物識別子 |
AA12394951 |
書誌情報 |
IPSJ Transactions on System LSI Design Methodology (TSLDM)
巻 8,
p. 95-99,
発行日 2015-08-01
|
ISSN |
|
|
収録物識別子タイプ |
ISSN |
|
収録物識別子 |
1882-6687 |
出版者 |
|
|
言語 |
ja |
|
出版者 |
情報処理学会 |