ログイン 新規登録
言語:

WEKO3

  • トップ
  • ランキング
To
lat lon distance
To

Field does not validate



インデックスリンク

インデックスツリー

メールアドレスを入力してください。

WEKO

One fine body…

WEKO

One fine body…

アイテム

  1. 研究報告
  2. システムとLSIの設計技術(SLDM)
  3. 2011
  4. 2011-SLDM-153

An Improved Simulated Annealing for 3D Packing with Sequence Triple and Quintuple Representations

https://ipsj.ixsq.nii.ac.jp/records/79492
https://ipsj.ixsq.nii.ac.jp/records/79492
c7e11048-bd72-4bf6-8ba6-3c576e384fc4
名前 / ファイル ライセンス アクション
IPSJ-SLDM11153037.pdf IPSJ-SLDM11153037.pdf (348.3 kB)
 2100年1月1日からダウンロード可能です。
Copyright (c) 2011 by the Institute of Electronics, Information and Communication Engineers
This SIG report is only available to those in membership of the SIG.
SLDM:会員:¥0, DLIB:会員:¥0
Item type SIG Technical Reports(1)
公開日 2011-11-21
タイトル
タイトル An Improved Simulated Annealing for 3D Packing with Sequence Triple and Quintuple Representations
タイトル
言語 en
タイトル An Improved Simulated Annealing for 3D Packing with Sequence Triple and Quintuple Representations
言語
言語 eng
キーワード
主題Scheme Other
主題 実装技術と低消費電力化
資源タイプ
資源タイプ識別子 http://purl.org/coar/resource_type/c_18gh
資源タイプ technical report
著者所属
Department of Communication and Integrated Systems, Tokyo Institute of Technology
著者所属
Division of Electrical, Electronic and Information Engineering, Osaka University
著者所属
Department of Communication and Integrated Systems, Tokyo Institute of Technology
著者所属(英)
en
Department of Communication and Integrated Systems, Tokyo Institute of Technology
著者所属(英)
en
Division of Electrical, Electronic and Information Engineering, Osaka University
著者所属(英)
en
Department of Communication and Integrated Systems, Tokyo Institute of Technology
著者名 Yiqiang, Sheng Atsushi, Takahashi Shuichi, Ueno

× Yiqiang, Sheng Atsushi, Takahashi Shuichi, Ueno

Yiqiang, Sheng
Atsushi, Takahashi
Shuichi, Ueno

Search repository
著者名(英) Yiqiang, Sheng Atsushi, Takahashi Shuichi, Ueno

× Yiqiang, Sheng Atsushi, Takahashi Shuichi, Ueno

en Yiqiang, Sheng
Atsushi, Takahashi
Shuichi, Ueno

Search repository
論文抄録
内容記述タイプ Other
内容記述 The 3D packing for VLSI physical design is facing big challenges to get better solution quality with less computational time. In this paper, we propose 2-stage simulated annealing with crossover operator (2-SA-X) to solve a general rectangular 3D-packing problem by using sequence-k-tuple representation, where k is defined by 3 and 5. The basic ideas of this research are to reuse the information of past solution by integrating the crossover operator from genetic algorithm and to improve the global search ability by using two different stages. The first stage mainly focuses on the global search by moving methods with big changes, including the crossover, while the second stage focuses on local search by the moving methods with small changes. Based on the experiment using ami98_3D benchmark, the computational performance of 3D packing is considerably improved. The paper shows how much the 3D-packing ratio of volume and the computational time can be improved by using the proposed 2-SA-X algorithm, comparing with normal 2-stage simulated annealing (2-SA) without the crossover operator.
論文抄録(英)
内容記述タイプ Other
内容記述 The 3D packing for VLSI physical design is facing big challenges to get better solution quality with less computational time. In this paper, we propose 2-stage simulated annealing with crossover operator (2-SA-X) to solve a general rectangular 3D-packing problem by using sequence-k-tuple representation, where k is defined by 3 and 5. The basic ideas of this research are to reuse the information of past solution by integrating the crossover operator from genetic algorithm and to improve the global search ability by using two different stages. The first stage mainly focuses on the global search by moving methods with big changes, including the crossover, while the second stage focuses on local search by the moving methods with small changes. Based on the experiment using ami98_3D benchmark, the computational performance of 3D packing is considerably improved. The paper shows how much the 3D-packing ratio of volume and the computational time can be improved by using the proposed 2-SA-X algorithm, comparing with normal 2-stage simulated annealing (2-SA) without the crossover operator.
書誌レコードID
収録物識別子タイプ NCID
収録物識別子 AA11451459
書誌情報 研究報告システムLSI設計技術(SLDM)

巻 2011-SLDM-153, 号 37, p. 1-6, 発行日 2011-11-21
Notice
SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc.
出版者
言語 ja
出版者 情報処理学会
戻る
0
views
See details
Views

Versions

Ver.1 2025-01-21 20:13:22.430583
Show All versions

Share

Mendeley Twitter Facebook Print Addthis

Cite as

エクスポート

OAI-PMH
  • OAI-PMH JPCOAR
  • OAI-PMH DublinCore
  • OAI-PMH DDI
Other Formats
  • JSON
  • BIBTEX

Confirm


Powered by WEKO3


Powered by WEKO3