| Item type |
SIG Technical Reports(1) |
| 公開日 |
2022-03-17 |
| タイトル |
|
|
タイトル |
A general VC dimension upper bound for quantum circuit learning |
| タイトル |
|
|
言語 |
en |
|
タイトル |
A general VC dimension upper bound for quantum circuit learning |
| 言語 |
|
|
言語 |
eng |
| 資源タイプ |
|
|
資源タイプ識別子 |
http://purl.org/coar/resource_type/c_18gh |
|
資源タイプ |
technical report |
| 著者所属 |
|
|
|
Grid Inc. |
| 著者所属 |
|
|
|
Grid Inc. |
| 著者所属 |
|
|
|
Grid Inc.／Engineering department, The University of Electro-Communications |
| 著者所属 |
|
|
|
Engineering department, The University of Electro-Communications／i-PERC, The University of Electro-Communications |
| 著者所属 |
|
|
|
Engineering department, The University of Electro-Communications／i-PERC, The University of Electro-Communications／Grid Inc. |
| 著者所属(英) |
|
|
|
en |
|
|
Grid Inc. |
| 著者所属(英) |
|
|
|
en |
|
|
Grid Inc. |
| 著者所属(英) |
|
|
|
en |
|
|
Grid Inc. / Engineering department, The University of Electro-Communications |
| 著者所属(英) |
|
|
|
en |
|
|
Engineering department, The University of Electro-Communications / i-PERC, The University of Electro-Communications |
| 著者所属(英) |
|
|
|
en |
|
|
Engineering department, The University of Electro-Communications / i-PERC, The University of Electro-Communications / Grid Inc. |
| 著者名 |
Chih-Chieh, Chen
Masaru, Sogabe
Kodai, Shiba
Katsuyoshi, Sakamoto
Tomah, Sogabe
|
| 著者名(英) |
Chih-Chieh, Chen
Masaru, Sogabe
Kodai, Shiba
Katsuyoshi, Sakamoto
Tomah, Sogabe
|
| 論文抄録 |
|
|
内容記述タイプ |
Other |
|
内容記述 |
Previously we established a VC dimension upper bound for ”encoding-first” quantum circuits, where the input layer is the first layer of the circuit. In this report, we prove a general VC dimension upper bound for quantum circuit learning including ”data re-uploading” circuits, where the input gates can be single qubit rotations anywhere in the circuit. We discuss the properties of the bound and some other considerations. |
| 論文抄録(英) |
|
|
内容記述タイプ |
Other |
|
内容記述 |
Previously we established a VC dimension upper bound for ”encoding-first” quantum circuits, where the input layer is the first layer of the circuit. In this report, we prove a general VC dimension upper bound for quantum circuit learning including ”data re-uploading” circuits, where the input gates can be single qubit rotations anywhere in the circuit. We discuss the properties of the bound and some other considerations. |
| 書誌レコードID |
|
|
収録物識別子タイプ |
NCID |
|
収録物識別子 |
AA12894105 |
| 書誌情報 |
量子ソフトウェア（QS）
巻 2022-QS-5,
号 30,
p. 1-5,
発行日 2022-03-17
|
| ISSN |
|
|
収録物識別子タイプ |
ISSN |
|
収録物識別子 |
2435-6492 |
| Notice |
|
|
|
SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc. |
| 出版者 |
|
|
言語 |
ja |
|
出版者 |
情報処理学会 |
IPSJ-QS22005030.pdf (677.6 kB)
