Item type |
SIG Technical Reports(1) |
公開日 |
2022-03-17 |
タイトル |
|
|
タイトル |
Simulating Time Evolution with Fully Optimized Single-Qubit Gates on Parameterized Quantum Circuits |
タイトル |
|
|
言語 |
en |
|
タイトル |
Simulating Time Evolution with Fully Optimized Single-Qubit Gates on Parameterized Quantum Circuits |
言語 |
|
|
言語 |
eng |
資源タイプ |
|
|
資源タイプ識別子 |
http://purl.org/coar/resource_type/c_18gh |
|
資源タイプ |
technical report |
著者所属 |
|
|
|
Department of Applied Physics and Physico-Informatics, Keio University |
著者所属 |
|
|
|
IBM Quantum, IBM Japan/Quantum Computing Center, Keio University |
著者所属 |
|
|
|
Materials Informatics Initiative, RD Technology & Digital Transformation Center, JSR Corporation/Quantum Computing Center, Keio University |
著者所属 |
|
|
|
Quantum Computing Center, Keio University/JST PRESTO |
著者所属 |
|
|
|
Quantum Computing Center, Keio University |
著者所属 |
|
|
|
Quantum Computing Center, Keio University/Department of Applied Physics and Physico-Informatics, Keio University |
著者所属 |
|
|
|
Quantum Computing Center, Keio University |
著者所属(英) |
|
|
|
en |
|
|
Department of Applied Physics and Physico-Informatics, Keio University |
著者所属(英) |
|
|
|
en |
|
|
IBM Quantum, IBM Japan / Quantum Computing Center, Keio University |
著者所属(英) |
|
|
|
en |
|
|
Materials Informatics Initiative, RD Technology & Digital Transformation Center, JSR Corporation / Quantum Computing Center, Keio University |
著者所属(英) |
|
|
|
en |
|
|
Quantum Computing Center, Keio University / JST PRESTO |
著者所属(英) |
|
|
|
en |
|
|
Quantum Computing Center, Keio University |
著者所属(英) |
|
|
|
en |
|
|
Quantum Computing Center, Keio University / Department of Applied Physics and Physico-Informatics, Keio University |
著者所属(英) |
|
|
|
en |
|
|
Quantum Computing Center, Keio University |
著者名 |
Kaito, Wada
Rudy, Raymond
Yu-ya, Ohnishi
Eriko, Kaminishi
Michihiko, Sugawara
Naoki, Yamamoto
Hiroshi, C. Watanabe
|
著者名(英) |
Kaito, Wada
Rudy, Raymond
Yu-ya, Ohnishi
Eriko, Kaminishi
Michihiko, Sugawara
Naoki, Yamamoto
Hiroshi, C. Watanabe
|
論文抄録 |
|
|
内容記述タイプ |
Other |
|
内容記述 |
We propose a novel method to sequentially optimize arbitrary single-qubit gates in parameterized quantum circuits for simulating real and imaginary time evolution. The method utilizes full degrees of freedom of single-qubit gates and therefore can potentially obtain better performance. Specifically, it simultaneously optimizes both the axis and the angle of a single-qubit gate, while the known methods either optimize the angle with the axis fixed, or vice versa. Furthermore, we demonstrate how it can be extended to optimize a set of parameterized two-qubit gates with excitation-conservation constraints. We perform numerical experiments showing the power of the proposed method to find ground states of typical Hamiltonians with quantum imaginary time evolution using parameterized quantum circuits. In addition, we show the method can be applied to real time evolution and discuss the tradeoff between its simulation accuracy and hardware efficiency. |
論文抄録(英) |
|
|
内容記述タイプ |
Other |
|
内容記述 |
We propose a novel method to sequentially optimize arbitrary single-qubit gates in parameterized quantum circuits for simulating real and imaginary time evolution. The method utilizes full degrees of freedom of single-qubit gates and therefore can potentially obtain better performance. Specifically, it simultaneously optimizes both the axis and the angle of a single-qubit gate, while the known methods either optimize the angle with the axis fixed, or vice versa. Furthermore, we demonstrate how it can be extended to optimize a set of parameterized two-qubit gates with excitation-conservation constraints. We perform numerical experiments showing the power of the proposed method to find ground states of typical Hamiltonians with quantum imaginary time evolution using parameterized quantum circuits. In addition, we show the method can be applied to real time evolution and discuss the tradeoff between its simulation accuracy and hardware efficiency. |
書誌レコードID |
|
|
収録物識別子タイプ |
NCID |
|
収録物識別子 |
AA12894105 |
書誌情報 |
量子ソフトウェア(QS)
巻 2022-QS-5,
号 26,
p. 1-11,
発行日 2022-03-17
|
ISSN |
|
|
収録物識別子タイプ |
ISSN |
|
収録物識別子 |
2435-6492 |
Notice |
|
|
|
SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc. |
出版者 |
|
|
言語 |
ja |
|
出版者 |
情報処理学会 |