{"updated":"2025-01-19T07:31:02.097665+00:00","metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00241865","sets":["6164:6165:9654:11891"]},"path":["11891"],"owner":"44499","recid":"241865","title":["Zero-copy architecture for Micro-ROS deployment on Heterogeneous Multi-core Processor"],"pubdate":{"attribute_name":"公開日","attribute_value":"2024-12-27"},"_buckets":{"deposit":"4ecb31d2-ddce-4f61-a776-46ad374d7d17"},"_deposit":{"id":"241865","pid":{"type":"depid","value":"241865","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"Zero-copy architecture for Micro-ROS deployment on Heterogeneous Multi-core Processor","author_link":["666585","666583","666584","666586","666582","666581"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"Zero-copy architecture for Micro-ROS deployment on Heterogeneous Multi-core Processor"},{"subitem_title":"Zero-copy architecture for Micro-ROS deployment on Heterogeneous Multi-core Processor","subitem_title_language":"en"}]},"item_type_id":"18","publish_date":"2024-12-27","item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_18_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"Nanzan University"},{"subitem_text_value":"Nanzan University"},{"subitem_text_value":"Nanzan University"}]},"item_18_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Nanzan University","subitem_text_language":"en"},{"subitem_text_value":"Nanzan University","subitem_text_language":"en"},{"subitem_text_value":"Nanzan University","subitem_text_language":"en"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/241865/files/IPSJ-APRIS2024005.pdf","label":"IPSJ-APRIS2024005.pdf"},"date":[{"dateType":"Available","dateValue":"2026-12-27"}],"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-APRIS2024005.pdf","filesize":[{"value":"3.3 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"0","billingrole":"5"},{"tax":["include_tax"],"price":"0","billingrole":"6"},{"tax":["include_tax"],"price":"0","billingrole":"42"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_date","version_id":"6f19de70-f8fb-4948-8454-96a57a8841c9","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2024 by the Information Processing Society of Japan"}]},"item_18_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Vincent, Conus"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Shinya, Honda"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Shinkichi, Inagaki"}],"nameIdentifiers":[{}]}]},"item_18_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Vincent, Conus","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Shinya, Honda","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Shinkichi, Inagaki","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_5794","resourcetype":"conference paper"}]},"item_18_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"Integration of a variety of systems on a chip has become possible in recent years, making heterogeneous multi-core processors (HMP) available as development targets. In this article, the implementation and deployment of the Robot Operating System (ROS) and micro-ROS on an HMP is presented, as these are very popular choices as middleware in robotics, automotive and beyond. We are focusing here on the improvement over our initial implementation of OpenAMP shared-memory system as a mean of communication. In this new iteration, a User space mappable DMA Buffer is used to transfer data while OpenAMP's RPMsg became a notification system. The early result and measurements for data transfer speed improvement and data throughput compared to communication using the original implementation is discussed.","subitem_description_type":"Other"}]},"item_18_description_8":{"attribute_name":"論文抄録(英)","attribute_value_mlt":[{"subitem_description":"Integration of a variety of systems on a chip has become possible in recent years, making heterogeneous multi-core processors (HMP) available as development targets. In this article, the implementation and deployment of the Robot Operating System (ROS) and micro-ROS on an HMP is presented, as these are very popular choices as middleware in robotics, automotive and beyond. We are focusing here on the improvement over our initial implementation of OpenAMP shared-memory system as a mean of communication. In this new iteration, a User space mappable DMA Buffer is used to transfer data while OpenAMP's RPMsg became a notification system. The early result and measurements for data transfer speed improvement and data throughput compared to communication using the original implementation is discussed.","subitem_description_type":"Other"}]},"item_18_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"36","bibliographic_titles":[{"bibliographic_title":"Proceedings of Asia Pacific Conference on Robot IoT System Development and Platform"}],"bibliographicPageStart":"29","bibliographicIssueDates":{"bibliographicIssueDate":"2024-12-27","bibliographicIssueDateType":"Issued"},"bibliographicVolumeNumber":"2024"}]},"relation_version_is_last":true,"weko_creator_id":"44499"},"created":"2025-01-19T01:46:43.737606+00:00","id":241865,"links":{}}