{"metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00233390","sets":["1164:1579:11464:11527"]},"path":["11527"],"owner":"44499","recid":"233390","title":["RISC-Vアーキテクチャにおける仮想マシン上でのRTOS動作実現方式検討と試作"],"pubdate":{"attribute_name":"公開日","attribute_value":"2024-03-14"},"_buckets":{"deposit":"26af4687-903e-4fae-8bd8-cd52dd8998d2"},"_deposit":{"id":"233390","pid":{"type":"depid","value":"233390","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"RISC-Vアーキテクチャにおける仮想マシン上でのRTOS動作実現方式検討と試作","author_link":["633835","633836","633834","633833"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"RISC-Vアーキテクチャにおける仮想マシン上でのRTOS動作実現方式検討と試作"},{"subitem_title":"Exploring Real-Time Operating System Execution Strategies on Virtual Machines in RISC-V Architecture","subitem_title_language":"en"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"リアルタイムシステム","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2024-03-14","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"三菱電機株式会社情報技術総合研究所"},{"subitem_text_value":"三菱電機株式会社情報技術総合研究所"}]},"item_4_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Information Technology R&D Center, Mitsubishi Electric Corporation","subitem_text_language":"en"},{"subitem_text_value":"Information Technology R&D Center, Mitsubishi Electric Corporation","subitem_text_language":"en"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/233390/files/IPSJ-ARC24256005.pdf","label":"IPSJ-ARC24256005.pdf"},"date":[{"dateType":"Available","dateValue":"2026-03-14"}],"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-ARC24256005.pdf","filesize":[{"value":"470.2 kB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"660","billingrole":"5"},{"tax":["include_tax"],"price":"330","billingrole":"6"},{"tax":["include_tax"],"price":"0","billingrole":"16"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_date","version_id":"e1bc977a-0d38-4131-8f51-421a928d6ad4","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2024 by the Information Processing Society of Japan"}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"山本, 遼介"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"追立, 真吾"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Ryosuke, Yamamoto","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Shingo, Oidate","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN10096105","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-8574","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"RISC-V は，組込み機器において広く採用されているオープンな CPU アーキテクチャであり，今後，既存アーキテクチャから RISC-V への移行が見込まれる．一方，既存の組込み機器において，複数 OS の混在を実現するために，仮想マシン上で RTOS を動作させるシステムが存在する．FreeRTOS や Zephyr のような RTOS は，RISC-V アーキテクチャをサポートしており，マシンモード (M-mode) と呼ばれる最も高い特権レベルで動作する．しかし，既存の RISC-V アーキテクチャ (ハイパーバイザ拡張) では，スーパーバイザモード (S-mode) で動作する OS を仮想マシン上で動作させることを想定しており，M-mode で動作する OS を仮想マシン上で動作させることは想定されていない．そこで，ハイパーバイザや HW 拡張で M-mode の処理を仮想化することで，RTOS を改変することなく仮想マシン上で動作させる方式を提案する．方式実現に向け，QEMU 上で RISC-V 対応ハイパーバイザと FreeRTOS による動作検証を実施し，仮想化が必要な処理を抽出した．結果，ハイパーバイザに追加実装を行うことで，FreeRTOS のサンプルアプリを仮想マシン上で動作させることに成功した．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"7","bibliographic_titles":[{"bibliographic_title":"研究報告システム・アーキテクチャ（ARC）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2024-03-14","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"5","bibliographicVolumeNumber":"2024-ARC-256"}]},"relation_version_is_last":true,"weko_creator_id":"44499"},"id":233390,"updated":"2025-01-19T10:06:53.824805+00:00","links":{},"created":"2025-01-19T01:34:48.229982+00:00"}