{"links":{},"id":228891,"metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00228891","sets":["1164:2036:11089:11372"]},"path":["11372"],"owner":"44499","recid":"228891","title":["投機実行システムを用いたFPGA向け連立一次方程式ソルバーの高速化の提案"],"pubdate":{"attribute_name":"公開日","attribute_value":"2023-11-10"},"_buckets":{"deposit":"ce118d91-f98e-47bb-9fff-d5cb103e59b0"},"_deposit":{"id":"228891","pid":{"type":"depid","value":"228891","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"投機実行システムを用いたFPGA向け連立一次方程式ソルバーの高速化の提案","author_link":["614580","614575","614573","614578","614579","614574","614577","614576"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"投機実行システムを用いたFPGA向け連立一次方程式ソルバーの高速化の提案"},{"subitem_title":"A Proposal for Acceleration of FPGA-based Linear Equation Solver using Speculative Execution System","subitem_title_language":"en"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"FPGA究理 ","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2023-11-10","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"広島市立大学大学院情報科学研究科情報工学専攻"},{"subitem_text_value":"広島市立大学大学院情報科学研究科情報工学専攻"},{"subitem_text_value":"広島市立大学大学院情報科学研究科情報工学専攻"},{"subitem_text_value":"広島市立大学大学院情報科学研究科情報工学専攻"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/228891/files/IPSJ-SLDM23204024.pdf","label":"IPSJ-SLDM23204024.pdf"},"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-SLDM23204024.pdf","filesize":[{"value":"1.5 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"0","billingrole":"10"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_login","version_id":"5e41df0d-3fbc-4f2f-9e64-a094c4d279d6","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2023 by the Institute of Electronics, Information and Communication Engineers This SIG report is only available to those in membership of the SIG."}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"柿根, 尚喜"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"周東, 裕也"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"窪田, 昌史"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"弘中, 哲夫"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Naoki, Kakine","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Yuya, Shuto","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Atsushi, Kubota","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Tetsuo, Hironaka","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AA11451459","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-8639","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"SPICE に代表される電子回路シミュレータは実時間動作させることが難しく，高速化が望まれている．本研究ではこの高速化のために，2 つのソルバーを同時実行し，速く解けた方の解を出力するモジュールと一定時刻ごとに解を出力するバッファリングモジュールから構成される投機実行システムを提案する．入力波形が方形波である 6 段 RLCG 回路に対して，投機実行システムは最初に 214[µs] の遅延を許容することにより，ガウスジョルダン消去法と比較して最大で 1.43 倍高速なシミュレーションを実現する可能性があることが分かった．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"6","bibliographic_titles":[{"bibliographic_title":"研究報告システムとLSIの設計技術（SLDM）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2023-11-10","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"24","bibliographicVolumeNumber":"2023-SLDM-204"}]},"relation_version_is_last":true,"weko_creator_id":"44499"},"created":"2025-01-19T01:28:01.458202+00:00","updated":"2025-01-19T11:40:53.546699+00:00"}