@techreport{oai:ipsj.ixsq.nii.ac.jp:00216082,
 author = {Boma, Adhi and Carlos, Cortes and Yiyu, Tan and Takuya, Kojima and Artur, Podabas and Kentaro, Sano and Boma, Adhi and Carlos, Cortes and Yiyu, Tan and Takuya, Kojima and Artur, Podabas and Kentaro, Sano},
 issue = {25},
 month = {Jan},
 note = {We require different processor architectures from the present mainstream of many-core CPU architecture to further scale the computing performance at an acceptable power efficiency in the forthcoming Post-Moore era. The Coarse-Grained Reconfigurable Array (CGRA) is a promising architecture to overcome scaling limitations of the current many-core architecture, especially for spatially expanded data-flow graphs of operations that can be fully pipelined, be locally controlled, and benefit from specialization for target problems with efficient data movement. This report introduces our research project on CGRA for future HPC, from its concept, initial design, toolchain, and preliminary verification to the performance evaluation results with RTL simulation., We require different processor architectures from the present mainstream of many-core CPU architecture to further scale the computing performance at an acceptable power efficiency in the forthcoming Post-Moore era. The Coarse-Grained Reconfigurable Array (CGRA) is a promising architecture to overcome scaling limitations of the current many-core architecture, especially for spatially expanded data-flow graphs of operations that can be fully pipelined, be locally controlled, and benefit from specialization for target problems with efficient data movement. This report introduces our research project on CGRA for future HPC, from its concept, initial design, toolchain, and preliminary verification to the performance evaluation results with RTL simulation.},
 title = {Initial Design and Evaluation of Riken CGRA: Data-Driven Architecture for Future HPC},
 year = {2022}
}