{"metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00214013","sets":["1164:2036:10484:10753"]},"path":["10753"],"owner":"44499","recid":"214013","title":["不揮発性FFを用いたマルチコンテキストCGRA"],"pubdate":{"attribute_name":"公開日","attribute_value":"2021-11-24"},"_buckets":{"deposit":"45fe1e63-459e-4efe-8633-8bc97cf66ec7"},"_deposit":{"id":"214013","pid":{"type":"depid","value":"214013","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"不揮発性FFを用いたマルチコンテキストCGRA","author_link":["548256","548249","548253","548254","548252","548255","548251","548250","548248"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"不揮発性FFを用いたマルチコンテキストCGRA"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"低電力回路技術およびソフトエラー対策","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2021-11-24","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"慶應義塾大学大学院理工学研究科"},{"subitem_text_value":"慶應義塾大学大学院理工学研究科"},{"subitem_text_value":"慶應義塾大学大学院理工学研究科"},{"subitem_text_value":"芝浦工業大学大学院理工学研究科"},{"subitem_text_value":"芝浦工業大学大学院理工学研究科"},{"subitem_text_value":"芝浦工業大学大学院理工学研究科"},{"subitem_text_value":"ソニーセミコンダクタソリューションズ株式会社"},{"subitem_text_value":"ソニーセミコンダクタソリューションズ株式会社"},{"subitem_text_value":"ソニーセミコンダクタソリューションズ株式会社"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/214013/files/IPSJ-SLDM21196004.pdf","label":"IPSJ-SLDM21196004.pdf"},"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-SLDM21196004.pdf","filesize":[{"value":"3.2 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"0","billingrole":"10"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_login","version_id":"9e0779f9-fffd-406a-b2a4-3af1a150b6c7","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2021 by the Institute of Electronics, Information and Communication Engineers This SIG report is only available to those in membership of the SIG."}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"亀井, 愛佳"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"小島, 拓也"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"天野, 英晴"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"横山, 大輝"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"宮内, 陽里"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"宇佐美, 公良"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"平賀, 啓三"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"鈴木, 健太"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"別所, 和宏"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AA11451459","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-8639","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"近年，バッテリー駆動のエッジデバイスでは計算性能と並びアイドル時の省電力性能が重要視される．また IoT 端末に高頻度の間欠動作を要求するアプリケーションも多い．NVCMA/MC（non-volatile cool mega array withmulti-context) はこうした要求を満たすために，磁気トンネル接合 (MTJ) を記憶素子とする不揮発性フリップフロップ (NVFF) を持ち，パワーゲーティング (PG) によりリーク電力を削減する粗粒度再構成可能なアクセラレータである．従来の NVCMA を発展させ，演算アレイの拡大及びパイプラインレジスタの挿入によって性能-電力間トレードオフの最適化を容易にした．またマルチコンテキストを導入し，タスク切替え時に効果的に PG 制御を行うことで NVFF の利点を最大限に発揮させることを目指した．40nm MTJ/MOS ハイブリッドプロセス技術を用いて実装したチップ評価では，MTJ への書き込み動作を 35ns，140ns という時間で 2 回に分けて実行することで書き込みエネルギーを最大 65 % 削減できることがわかった．さらに複数タスクのコンフィグレーションデータを保持して間欠的に動作するアプリケーションにおいて，おおよそ 3 µs という短い時間間隔で稼働／休止を繰り替えす場合でも，PG によるエネルギー削減効果を得られることが示された．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"6","bibliographic_titles":[{"bibliographic_title":"研究報告システムとLSIの設計技術（SLDM）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2021-11-24","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"4","bibliographicVolumeNumber":"2021-SLDM-196"}]},"relation_version_is_last":true,"weko_creator_id":"44499"},"id":214013,"updated":"2025-01-19T16:56:07.386897+00:00","links":{},"created":"2025-01-19T01:14:51.072904+00:00"}