{"created":"2025-01-19T01:11:45.360055+00:00","updated":"2025-01-19T18:07:24.456665+00:00","metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00210540","sets":["1164:2822:10563:10564"]},"path":["10564"],"owner":"44499","recid":"210540","title":["FPGAシステムFlow-in-CloudにおけるTVMテンソルアクセラレータ (VTA) の実装"],"pubdate":{"attribute_name":"公開日","attribute_value":"2021-03-18"},"_buckets":{"deposit":"bb668c75-c313-4944-ab96-f3bf229d12c5"},"_deposit":{"id":"210540","pid":{"type":"depid","value":"210540","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"FPGAシステムFlow-in-CloudにおけるTVMテンソルアクセラレータ (VTA) の実装","author_link":["533306","533308","533305","533307","533303","533304"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"FPGAシステムFlow-in-CloudにおけるTVMテンソルアクセラレータ (VTA) の実装"},{"subitem_title":"Implementation of TVM a tensor accelerator (VTA) on the Flow-in-Cloud FPGA system","subitem_title_language":"en"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"機械学習","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2021-03-18","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"慶應義塾大学"},{"subitem_text_value":"慶應義塾大学"},{"subitem_text_value":"慶應義塾大学"}]},"item_4_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Keio University","subitem_text_language":"en"},{"subitem_text_value":"Keio University","subitem_text_language":"en"},{"subitem_text_value":"Keio University","subitem_text_language":"en"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/210540/files/IPSJ-EMB21056042.pdf","label":"IPSJ-EMB21056042.pdf"},"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-EMB21056042.pdf","filesize":[{"value":"2.9 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"0","billingrole":"42"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_login","version_id":"8f2ee0f4-4ad2-4013-b3c4-2673ebbe32f3","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2021 by the Institute of Electronics, Information and Communication Engineers This SIG report is only available to those in membership of the SIG."}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"弘中, 和衛"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"飯塚, 健介"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"天野, 英晴"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Kazuei, Hironaka","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Kensuke, Iizuka","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hideharu, Amano","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AA12149313","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-868X","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"マルチ FPGA システム FiC (Flow-in-Cloud) は，Xilinx 社のミドルクラス FPGA Kintex Ultrascale と安価なシングルボード コンピュータ (SBC) である Raspberry Pi3B を搭載したノード同士を高速なシリアルリンクを用いて相互に直接結合して構成したシステムで，深層学習アプリ ケーショ ンなどを対象に，複数の FPGA にアプリケーションを分割して実装することで， 単一の FPGA では実装が難しい規模のアプリケーショ ンを実装可能とすることを目的としている． 一方で，深層学習のよう なドメインに特化したアーキテクチャ (DSA:Domain Specific Architecture) はこれまで数多く提案されており ，ドメインに特化した専用の命令セット (ISA) と演算ユニットを持つことで， 特定ドメインにおけるアプリケーションのプログラマビリティを向上しつつ， 処理を高速化できる．本稿では，OSS の AI 向け処理フレームワークである Apache TVM に着目し，その FPGA 向け DSA の実装である VTA (Versatile Tensor Accelerator) を FiC に実装し，TVM から FiC を利用可能とすることを目的とした予備評価を行なった．シングルノード の FiC-SW ボードを対象に VTA を実装し，TVM 付属の ResNet-18 の推論ベンチマークによる ARM Cortex-A54 と演算スループット を比較した．FiC-SW 上に実装した VTA は最大 10 倍の演算スループットを達成し，TVM から FiC を利用可能な見込みを得た．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"6","bibliographic_titles":[{"bibliographic_title":"研究報告組込みシステム（EMB）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2021-03-18","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"42","bibliographicVolumeNumber":"2021-EMB-56"}]},"relation_version_is_last":true,"weko_creator_id":"44499"},"id":210540,"links":{}}