{"id":203251,"updated":"2025-01-19T20:36:58.895585+00:00","links":{},"created":"2025-01-19T01:05:41.349427+00:00","metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00203251","sets":["1164:2822:10142:10143"]},"path":["10143"],"owner":"44499","recid":"203251","title":["Out-of-Order STRAIGHT ソフトプロセッサの実装と評価"],"pubdate":{"attribute_name":"公開日","attribute_value":"2020-02-20"},"_buckets":{"deposit":"3ff17ffe-d79b-4ea4-865a-bfe8d332fbea"},"_deposit":{"id":"203251","pid":{"type":"depid","value":"203251","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"Out-of-Order STRAIGHT ソフトプロセッサの実装と評価","author_link":["500460","500453","500458","500454","500452","500456","500459","500455","500457","500461"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"Out-of-Order STRAIGHT ソフトプロセッサの実装と評価"},{"subitem_title":"Implementation and Evaluation of Out-of-Order STRAIGHT Soft Processor","subitem_title_language":"en"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"FPGAと高位合成","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2020-02-20","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"東京大学工学部"},{"subitem_text_value":"東京大学大学院情報理工学系研究科"},{"subitem_text_value":"東京大学大学院情報理工学系研究科"},{"subitem_text_value":"東京大学大学院情報理工学系研究科"},{"subitem_text_value":"東京大学大学院情報理工学系研究科"}]},"item_4_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Faculty of Engineering, The University of Tokyo","subitem_text_language":"en"},{"subitem_text_value":"Graduate School of Information Science and Technology, The University of Tokyo","subitem_text_language":"en"},{"subitem_text_value":"Graduate School of Information Science and Technology, The University of Tokyo","subitem_text_language":"en"},{"subitem_text_value":"Graduate School of Information Science and Technology, The University of Tokyo","subitem_text_language":"en"},{"subitem_text_value":"Graduate School of Information Science and Technology, The University of Tokyo","subitem_text_language":"en"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/203251/files/IPSJ-EMB20053017.pdf","label":"IPSJ-EMB20053017.pdf"},"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-EMB20053017.pdf","filesize":[{"value":"1.4 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"0","billingrole":"42"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_login","version_id":"dcd0c5ee-55c0-4b55-a2bb-70261e36fa29","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2020 by the Institute of Electronics, Information and Communication Engineers This SIG report is only available to those in membership of the SIG."}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"光野, 聡志"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"小泉, 透"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"門本, 淳一郎"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"入江, 英嗣"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"坂井, 修一"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Satoshi, Mitsuno","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Toru, Koizumi","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Junichiro, Kadomoto","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hidetsugu, Irie","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Shuichi, Saskai","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AA12149313","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-868X","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"ソースオペランドを命令距離で指定することでレジスタリネーミングを不要とするアーキテクチャとして，STRAIGHT が提案されている．STRAIGHT は，Out-of-Order プロセッサのフロントエンドおよび命令ウィンドウ\nのスケーラビリティを高め，シングルスレッド実行能力の向上を可能とする．本論文では，実際のプログラムを実行可能な Out-of-Order STRAIGHT ソフトプロセッサを HDL 実装し，ハードウェアの実現性およびスケーラビリティを確認する．先行して発表された構想と試験実装を土台として，コーナケースヘの対処および全体的なリファイン，分岐予測器や乗除算器の追加などを行い，STARIGHT バイナリの実行を確めた．また，性能をさらに向上させるマイクロアーキテクチャ技術として即値生成命令処理機構を RTL で実装し，その性能向上を評価した．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"6","bibliographic_titles":[{"bibliographic_title":"研究報告組込みシステム（EMB）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2020-02-20","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"17","bibliographicVolumeNumber":"2020-EMB-53"}]},"relation_version_is_last":true,"weko_creator_id":"44499"}}