{"metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00197531","sets":["1164:1579:9681:9819"]},"path":["9819"],"owner":"44499","recid":"197531","title":["メモリアクセス解析に基づくトランザクショナルメモリのポリシー動的切り替え手法"],"pubdate":{"attribute_name":"公開日","attribute_value":"2019-06-04"},"_buckets":{"deposit":"0a792c10-06c0-4ccd-b073-6704184a2886"},"_deposit":{"id":"197531","pid":{"type":"depid","value":"197531","revision_id":0},"owners":[44499],"status":"published","created_by":44499},"item_title":"メモリアクセス解析に基づくトランザクショナルメモリのポリシー動的切り替え手法","author_link":["474001","474000","473998","473999","473997"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"メモリアクセス解析に基づくトランザクショナルメモリのポリシー動的切り替え手法"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"メモリシステム","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2019-06-04","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"名古屋工業大学"},{"subitem_text_value":"名古屋工業大学"},{"subitem_text_value":"東京大学"},{"subitem_text_value":"国立情報学研究所"},{"subitem_text_value":"名古屋工業大学"}]},"item_4_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Nagoya Institute of Technology","subitem_text_language":"en"},{"subitem_text_value":"Nagoya Institute of Technology","subitem_text_language":"en"},{"subitem_text_value":"The University of Tokyo","subitem_text_language":"en"},{"subitem_text_value":"National Institute of Informatics","subitem_text_language":"en"},{"subitem_text_value":"Nagoya Institute of Technology","subitem_text_language":"en"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/197531/files/IPSJ-ARC19236025.pdf","label":"IPSJ-ARC19236025.pdf"},"date":[{"dateType":"Available","dateValue":"2021-06-04"}],"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-ARC19236025.pdf","filesize":[{"value":"1.6 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"660","billingrole":"5"},{"tax":["include_tax"],"price":"330","billingrole":"6"},{"tax":["include_tax"],"price":"0","billingrole":"16"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_date","version_id":"ce081e27-5cb8-4155-89bd-cf0ec8b11059","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2019 by the Information Processing Society of Japan"}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"小林, 龍之介"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"二間瀬, 悠希"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"塩谷, 亮太"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"五島, 正裕"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"津邑, 公暁"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN10096105","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-8574","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"マルチコア環境では一般に，ロックを用いて共有変数へのアクセスを調停する．しかし，ロックにはデッドロックの発生や並列度の低下などの問題があるため，ロックを代替 ・補完する並行性制御機構として，トランザクショナルメモリ （TM） が提案されている．この機構をハードウェア上に実装したハードウェアトランザクショナルメモリ （HTM） では，トランザクション （Tx） 同士を投機的に並列実行することで，ロックに比べ並列度が向上する．HTM におけるバージョン管理，および競合検出のための機構には，それぞれに対し Eager/Lazy と呼ばれるポリシーが存在し，それらの組み合わせにより，HTM には 3 つのポリシーが存在する．これら 3 つのポリシーはそれぞれ Tx 実行に違いがあり，これが実行時間に与える影響を調査した結果，プログラム毎に最適なポリシーが異なることを確認した．本論文では，トランザクションの持つ特徴と最適なポリシーとの関係を解析して得た指標に基づき，プログラム毎に最適なポリシーに動的に切り替える手法を提案する．評価の結果，使用した全てのプログラムにおいて，より性能の高いポリシーを採用した場合と同程度の性能を達成できることを確認した．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"11","bibliographic_titles":[{"bibliographic_title":"研究報告システム・アーキテクチャ（ARC）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2019-06-04","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"25","bibliographicVolumeNumber":"2019-ARC-236"}]},"relation_version_is_last":true,"weko_creator_id":"44499"},"id":197531,"updated":"2025-01-19T22:18:41.673877+00:00","links":{},"created":"2025-01-19T01:01:59.084256+00:00"}