{"updated":"2025-01-20T03:26:36.215117+00:00","metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00184019","sets":["1164:2822:9120:9274"]},"path":["9274"],"owner":"11","recid":"184019","title":["FPGAアクセラレータ開発を支援するためのツール環境"],"pubdate":{"attribute_name":"公開日","attribute_value":"2017-10-30"},"_buckets":{"deposit":"cc5ac6ca-15c8-4f87-a5ff-3263f801fad2"},"_deposit":{"id":"184019","pid":{"type":"depid","value":"184019","revision_id":0},"owners":[11],"status":"published","created_by":11},"item_title":"FPGAアクセラレータ開発を支援するためのツール環境","author_link":["405572","405574","405564","405568","405571","405563","405566","405573","405567","405565","405569","405570"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"FPGAアクセラレータ開発を支援するためのツール環境"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"LSI設計技術","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2017-10-30","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"富士通研究所"},{"subitem_text_value":"富士通研究所"},{"subitem_text_value":"富士通研究所"},{"subitem_text_value":"富士通九州ネットワークテクノロジーズ"},{"subitem_text_value":"富士通九州ネットワークテクノロジーズ"},{"subitem_text_value":"富士通研究所"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/184019/files/IPSJ-EMB17046031.pdf","label":"IPSJ-EMB17046031.pdf"},"date":[{"dateType":"Available","dateValue":"2019-10-30"}],"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-EMB17046031.pdf","filesize":[{"value":"1.5 MB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"660","billingrole":"5"},{"tax":["include_tax"],"price":"330","billingrole":"6"},{"tax":["include_tax"],"price":"0","billingrole":"42"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_date","version_id":"e08c0b19-b242-49fd-b106-24c27ad556ad","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2017 by the Information Processing Society of Japan"}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"富田, 憲範"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"一場, 利幸"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"田宮, 豊"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"今里, 賢一"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"山下, 公彰"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"藤澤, 久典"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Yoshinori, Tomita","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Toshiyuki, Ichiba","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Yutaka, Tamiya","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Kenichi, Imazato","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hiroaki, Yamashita","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hisanori, Fujisawa","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AA12149313","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-868X","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"科学技術計算など大量のデータと計算を扱う分野では，処理速度や消費電力の面で CPU は効率が悪いため，アクセラレータの利用が広まっている．アクセラレータを FPGA で実装する場合，回路の開発作業を伴うため，開発期間の長さが問題となるが，高位合成ツールを利用すれば，C 言語を用いて高い抽象度で回路動作を記述可能となり，開発期間を短縮できる．しかし，ソフトウェアとして記述された C コードを高位合成すると，性能が低い，FPGA に入り切らない，といった問題が発生する．そのため，FPGA 設計者がソフトウェアの処理内容を理解した後，高位合成用の C コードを記述しなおす，という手順で開発されることがあった．本稿では，ソフトウェアを FPGA でハードウェア化することの難しさと，FPGA 設計者がソフトウェアを理解するとはどういうことか，について考察する．そして，メモリアクセスに基づいてソフトウェアの振る舞いを可視化する手法を提案し，ツールを実装してその評価を行う．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"6","bibliographic_titles":[{"bibliographic_title":"研究報告組込みシステム（EMB）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2017-10-30","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"31","bibliographicVolumeNumber":"2017-EMB-46"}]},"relation_version_is_last":true,"weko_creator_id":"11"},"created":"2025-01-19T00:51:29.912930+00:00","id":184019,"links":{}}