{"metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00183880","sets":["1164:1579:9047:9270"]},"path":["9270"],"owner":"11","recid":"183880","title":["FPGAベースのSOCを用いた衛星エンジンシミュレーションの高速化"],"pubdate":{"attribute_name":"公開日","attribute_value":"2017-10-31"},"_buckets":{"deposit":"8f384680-547b-4f0a-ae9a-f4845a18bc25"},"_deposit":{"id":"183880","pid":{"type":"depid","value":"183880","revision_id":0},"owners":[11],"status":"published","created_by":11},"item_title":"FPGAベースのSOCを用いた衛星エンジンシミュレーションの高速化","author_link":["404771","404773","404764","404768","404770","404766","404769","404765","404772","404767"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"FPGAベースのSOCを用いた衛星エンジンシミュレーションの高速化"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"高速化","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2017-10-31","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"慶應義塾大学大学院理工学研究科"},{"subitem_text_value":"宇宙航空研究開発航空技術部門数値解析技術研究ユニット"},{"subitem_text_value":"慶應義塾大学大学院理工学研究科"},{"subitem_text_value":"宇宙航空研究開発航空技術部門数値解析技術研究ユニット"},{"subitem_text_value":"慶應義塾大学大学院理工学研究科"}]},"item_4_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Graduate School of Science and Technology, Keio University","subitem_text_language":"en"},{"subitem_text_value":"Numerical Simulation Research Unit, Aeronautical Technology Directorate, Japan Aerospace Exploration Agency","subitem_text_language":"en"},{"subitem_text_value":"Graduate School of Science and Technology, Keio University","subitem_text_language":"en"},{"subitem_text_value":"Numerical Simulation Research Unit, Aeronautical Technology Directorate, Japan Aerospace Exploration Agency","subitem_text_language":"en"},{"subitem_text_value":"Graduate School of Science and Technology, Keio University","subitem_text_language":"en"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/183880/files/IPSJ-ARC17228014.pdf","label":"IPSJ-ARC17228014.pdf"},"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-ARC17228014.pdf","filesize":[{"value":"982.1 kB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"0","billingrole":"16"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_login","version_id":"dfaacab7-3e01-46f9-bfee-4f1f514b5688","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2017 by the Institute of Electronics, Information and Communication Engineers This SIG report is only available to those in membership of the SIG."}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"酒井, 諒太郎"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"宮島, 敬明"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"野田, 裕之"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"藤田, 直行"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"天野, 英晴"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Ryotaro, Sakai","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Takaaki, Miyajima","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hiroyuki, Noda","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Naoyuki, Fujita","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hideharu, Amano","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN10096105","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-8574","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"衛星に搭載されるホールスラスタは，ホール効果を利用した電気推進エンジンのひとつであり，他の電気推進エンジンよりも電力の推進エネルギーへの変換効率が高いため，近年盛んに研究が行われている．Full-PIC (Particle-In-Cell) 法は，ホールスラスタの高精度なシミュレーション手法であるが，非常に計算コストが高い．さらに，コードの構造上 GPU による高速化は適さず，FPGA を用いた高速化が検討されている．本研究では，ホールスラスタのシミュレーションの新たな実行環境として，省電力で低コストな FPGA ベースの SoC であるである Zynq を用いたクラスタを提案する．実装には Xilinx ZCU 102 を採用し，高負荷なフェーズの処理を Zynq 上の FPGA にオフロードすることにより処理時間を短縮した．また，高位合成ツールである Vivado HLS を用いて実装の効率化を図った．FPGA にオフロードした高負荷な処理は，ARMCortex-A53 1.2GHz と比較して 22 倍の高速化を達成した．また，Xeon E5-2697v2 2.7GHz に対して 3.8 倍の高速化を達成した．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"6","bibliographic_titles":[{"bibliographic_title":"研究報告システム・アーキテクチャ（ARC）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2017-10-31","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"14","bibliographicVolumeNumber":"2017-ARC-228"}]},"relation_version_is_last":true,"weko_creator_id":"11"},"id":183880,"updated":"2025-01-20T03:30:09.402105+00:00","links":{},"created":"2025-01-19T00:51:22.138998+00:00"}