{"updated":"2025-01-20T07:02:18.620150+00:00","links":{},"metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00174100","sets":["1164:1867:8531:8881"]},"path":["8881"],"owner":"11","recid":"174100","title":["ヘテロジニアスマルチコアにおける木構造処理MapReduceアプリケーションの高速化"],"pubdate":{"attribute_name":"公開日","attribute_value":"2016-08-01"},"_buckets":{"deposit":"84f0a452-0faa-4c39-acb4-210ef5304e98"},"_deposit":{"id":"174100","pid":{"type":"depid","value":"174100","revision_id":0},"owners":[11],"status":"published","created_by":11},"item_title":"ヘテロジニアスマルチコアにおける木構造処理MapReduceアプリケーションの高速化","author_link":["356099","356098","356100","356102","356101","356097"],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"ヘテロジニアスマルチコアにおける木構造処理MapReduceアプリケーションの高速化"},{"subitem_title":"Speeding Up of the MapReduce Applications of Tree Structure Processing in Heterogeneous Multi-core","subitem_title_language":"en"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"高速化","subitem_subject_scheme":"Other"}]},"item_type_id":"4","publish_date":"2016-08-01","item_4_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"東京農工大学"},{"subitem_text_value":"東京農工大学"},{"subitem_text_value":"東京農工大学"}]},"item_4_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"Tokyo University of Agriculture and Technology","subitem_text_language":"en"},{"subitem_text_value":"Tokyo University of Agriculture and Technology","subitem_text_language":"en"},{"subitem_text_value":"Tokyo University of Agriculture and Technology","subitem_text_language":"en"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/174100/files/IPSJ-OS16138010.pdf","label":"IPSJ-OS16138010.pdf"},"date":[{"dateType":"Available","dateValue":"2018-08-01"}],"format":"application/pdf","billing":["billing_file"],"filename":"IPSJ-OS16138010.pdf","filesize":[{"value":"568.9 kB"}],"mimetype":"application/pdf","priceinfo":[{"tax":["include_tax"],"price":"660","billingrole":"5"},{"tax":["include_tax"],"price":"330","billingrole":"6"},{"tax":["include_tax"],"price":"0","billingrole":"11"},{"tax":["include_tax"],"price":"0","billingrole":"44"}],"accessrole":"open_date","version_id":"aacb75b3-6c4d-4bfe-8033-491a01072531","displaytype":"detail","licensetype":"license_note","license_note":"Copyright (c) 2016 by the Information Processing Society of Japan"}]},"item_4_creator_5":{"attribute_name":"著者名","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"本田, 舜"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"佐藤, 未来子"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"並木, 美太郎"}],"nameIdentifiers":[{}]}]},"item_4_creator_6":{"attribute_name":"著者名(英)","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Shun, Honda","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Mikiko, Sato","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Mitaro, Namiki","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_4_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN10444176","subitem_source_identifier_type":"NCID"}]},"item_4_textarea_12":{"attribute_name":"Notice","attribute_value_mlt":[{"subitem_textarea_value":"SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc."}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_18gh","resourcetype":"technical report"}]},"item_4_source_id_11":{"attribute_name":"ISSN","attribute_value_mlt":[{"subitem_source_identifier":"2188-8795","subitem_source_identifier_type":"ISSN"}]},"item_4_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"MapReduce フレームワークを用いた木構造処埋は再帰処理の難しさなどから研究例が少なく，特にヘテロジニアスマルチコアでの MapReduce による実装例は確認できていない．そこで，本研究では MapReduce による分枝限定法アルゴリズムを用いて，ヘテロジニアスマルチコア向けのフレームワーク上へ実装を行う．様々な高速化手法を試み，ヘテロジニアスマルチコアで木構造処埋を行う際の高速化の指針を得る．シーケンシャルな処理をホストマシンで処理し，並列化が可能な処理はアクセラレータで行うことで実行特性に沿った処理が可能となるため，ホストマシン上で木の生成を行い，いくつかのブロックに分割してアクセラレータへ転送し探索を行う．さらに，ホストマシン上での木の生成・転送とアクセラレータ上での探索をオーバラップさせることで，転送待ち時間の削減を目指す．提案手法を Intel Xeon Phi 向けの MapReduce フレームワークヘ実装を行い評価を行ったところ，木の生成処埋の分担を行った場合に，アクセラレータ上と比較して生成処埋で約 5.4%，転送も含めた場合で約 32.6%の処理時間となった．また，木の生成・転送および探索のオーバラップを行った部分では約 86.0%の処埋時間での探索を実現した．今後の課題として，二分木以外にも対応した完全な分枝限定法アルゴリズムの実装などが挙げられる．","subitem_description_type":"Other"}]},"item_4_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"8","bibliographic_titles":[{"bibliographic_title":"研究報告システムソフトウェアとオペレーティング・システム（OS）"}],"bibliographicPageStart":"1","bibliographicIssueDates":{"bibliographicIssueDate":"2016-08-01","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"10","bibliographicVolumeNumber":"2016-OS-138"}]},"relation_version_is_last":true,"weko_creator_id":"11"},"id":174100,"created":"2025-01-19T00:44:20.152790+00:00"}