WEKO3
アイテム
Optimal Granularity of Parallel Test Generation on the Client -Agent- Server Model
https://ipsj.ixsq.nii.ac.jp/records/14164
https://ipsj.ixsq.nii.ac.jp/records/14164661aa239-20e0-41b9-8a0c-47f55f324ee2
| 名前 / ファイル | ライセンス | アクション |
|---|---|---|
|
|
Copyright (c) 1994 by the Information Processing Society of Japan
|
|
| オープンアクセス | ||
| Item type | Journal(1) | |||||||
|---|---|---|---|---|---|---|---|---|
| 公開日 | 1994-08-15 | |||||||
| タイトル | ||||||||
| タイトル | Optimal Granularity of Parallel Test Generation on the Client -Agent- Server Model | |||||||
| タイトル | ||||||||
| 言語 | en | |||||||
| タイトル | Optimal Granularity of Parallel Test Generation on the Client -Agent- Server Model | |||||||
| 言語 | ||||||||
| 言語 | eng | |||||||
| キーワード | ||||||||
| 主題Scheme | Other | |||||||
| 主題 | 論文 | |||||||
| 資源タイプ | ||||||||
| 資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||||
| 資源タイプ | journal article | |||||||
| その他タイトル | ||||||||
| その他のタイトル | 通信モデル | |||||||
| 著者所属 | ||||||||
| Nara Institute of Science and Technology | ||||||||
| 著者所属 | ||||||||
| Matsushita Electric Industrial Co. Ltd | ||||||||
| 著者所属 | ||||||||
| Nara Institute of Science and Technology | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Nara Institute of Science and Technology | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Matsushita Electric Industrial Co., Ltd | ||||||||
| 著者所属(英) | ||||||||
| en | ||||||||
| Nara Institute of Science and Technology | ||||||||
| 著者名 |
Tomoo, Inoue
Tomonori, Yonezawa
Hideo, Fujiwara
× Tomoo, Inoue Tomonori, Yonezawa Hideo, Fujiwara
|
|||||||
| 著者名(英) |
Tomoo, Inoue
Tomonori, Yonezawa
Hideo, Fujiwara
× Tomoo, Inoue Tomonori, Yonezawa Hideo, Fujiwara
|
|||||||
| 論文抄録 | ||||||||
| 内容記述タイプ | Other | |||||||
| 内容記述 | This paper proposes a Client-Agent-Server model (CAS model) which can decrease the work load of the client by adding agent processors to the Client-Server model and presents an approach to parallel test generation for logic circuits on the CAS model. In this paper we consider the fault parallelism in which a cluster of faults will be allocated from the client processor to an agent processor and from an agent processor to a server processor for the CAS model. Hence we have to consider two granularities; one is the size of the cluster between the client and agents and the other is the size of the cluster between agents and servers. We formulate the problem of test generation for the CAS model and analyze the optimal pair of granularities in both cases of static and dynamic task allocation. Finally we present experimental results based on an implementation of our CAS model on a network of workstations using the TSCAS'89 benchnlark circuits. The experimental results are very close to the analytical results which confirms the existence of an optimal pair of granularities that minimizes the total processing time for benchmark circuits as well as analysis. | |||||||
| 論文抄録(英) | ||||||||
| 内容記述タイプ | Other | |||||||
| 内容記述 | This paper proposes a Client-Agent-Server model (CAS model) which can decrease the work load of the client by adding agent processors to the Client-Server model and presents an approach to parallel test generation for logic circuits on the CAS model. In this paper, we consider the fault parallelism in which a cluster of faults will be allocated from the client processor to an agent processor and from an agent processor to a server processor for the CAS model. Hence, we have to consider two granularities; one is the size of the cluster between the client and agents, and the other is the size of the cluster between agents and servers. We formulate the problem of test generation for the CAS model and analyze the optimal pair of granularities in both cases of static and dynamic task allocation. Finally, we present experimental results based on an implementation of our CAS model on a network of workstations using the TSCAS'89 benchnlark circuits. The experimental results are very close to the analytical results which confirms the existence of an optimal pair of granularities that minimizes the total processing time for benchmark circuits as well as analysis. | |||||||
| 書誌レコードID | ||||||||
| 収録物識別子タイプ | NCID | |||||||
| 収録物識別子 | AN00116647 | |||||||
| 書誌情報 |
情報処理学会論文誌 巻 35, 号 8, p. 1614-1623, 発行日 1994-08-15 |
|||||||
| ISSN | ||||||||
| 収録物識別子タイプ | ISSN | |||||||
| 収録物識別子 | 1882-7764 | |||||||