{"created":"2025-01-18T23:57:48.371995+00:00","metadata":{"_oai":{"id":"oai:ipsj.ixsq.nii.ac.jp:00116758","sets":["6504:7950:7958"]},"path":["7958"],"owner":"1","recid":"116758","title":["論理回路図簡略記法に関する考察"],"pubdate":{"attribute_name":"公開日","attribute_value":"1989-03-15"},"_buckets":{"deposit":"0257b87b-c295-4a62-b192-26a1e4040010"},"_deposit":{"id":"116758","pid":{"type":"depid","value":"116758","revision_id":0},"owners":[1],"status":"published","created_by":1},"item_title":"論理回路図簡略記法に関する考察","author_link":[],"item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"論理回路図簡略記法に関する考察"},{"subitem_title":"Some notations of function logic diagram","subitem_title_language":"en"}]},"item_type_id":"22","publish_date":"1989-03-15","item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"jpn"}]},"item_22_text_3":{"attribute_name":"著者所属","attribute_value_mlt":[{"subitem_text_value":"(株)日立製作所"},{"subitem_text_value":"(株)日立製作所"},{"subitem_text_value":"(株)日立製作所"}]},"item_22_text_4":{"attribute_name":"著者所属(英)","attribute_value_mlt":[{"subitem_text_value":"HITACHI, Ltd.","subitem_text_language":"en"},{"subitem_text_value":"HITACHI, Ltd.","subitem_text_language":"en"},{"subitem_text_value":"HITACHI, Ltd.","subitem_text_language":"en"}]},"item_publisher":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"情報処理学会","subitem_publisher_language":"ja"}]},"publish_status":"0","weko_shared_id":-1,"item_file_price":{"attribute_name":"Billing file","attribute_type":"file","attribute_value_mlt":[{"url":{"url":"https://ipsj.ixsq.nii.ac.jp/record/116758/files/KJ00003117915.pdf"},"date":[{"dateType":"Available","dateValue":"1989-03-15"}],"format":"application/pdf","filename":"KJ00003117915.pdf","filesize":[{"value":"124.3 kB"}],"mimetype":"application/pdf","accessrole":"open_date","version_id":"8a10fc0a-8245-403f-871b-6efad1c70ae8","displaytype":"detail","licensetype":"license_note"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourceuri":"http://purl.org/coar/resource_type/c_5794","resourcetype":"conference paper"}]},"item_22_source_id_9":{"attribute_name":"書誌レコードID","attribute_value_mlt":[{"subitem_source_identifier":"AN00349328","subitem_source_identifier_type":"NCID"}]},"item_22_description_7":{"attribute_name":"論文抄録","attribute_value_mlt":[{"subitem_description":"従来のゲートレベル論理回路図はAND,ORゲートなどの論理シンボルを用いて記述していた。このため、設計規模の拡大に伴い論理回路図枚数も増加し、論理設計、論理検証などの設計効率低下の原因になっていた。そこで、論理回路図の読み易さを損なうことなく、設計情報を簡略表現できる図面密度向上手法を考案した。以下では、ゲートレベル論理回路図の上位階層図面に位置付ける機能レベル論理図記法について述べる。","subitem_description_type":"Other"}]},"item_22_biblio_info_10":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicPageEnd":"1356","bibliographic_titles":[{"bibliographic_title":"全国大会講演論文集"}],"bibliographicPageStart":"1355","bibliographicIssueDates":{"bibliographicIssueDate":"1989-03-15","bibliographicIssueDateType":"Issued"},"bibliographicIssueNumber":"ハードウェア","bibliographicVolumeNumber":"第38回"}]},"relation_version_is_last":true,"weko_creator_id":"1"},"id":116758,"updated":"2025-01-21T05:37:40.828947+00:00","links":{}}