5ポートレジスタファイルを用いたVL | W型 計算機K | DOC H

安倍 正人 *、城戸 健一 + 東北大学大型計算機センター *、千葉工業大学 +

現状のVLIW型の計算機の問題として、入力データのポート数が1つしか無いことがあげられる。すなわち、たとえ演算器が複数あってもほとんどの計算において実際に動作する演算器は1つだけということになり、パフォーマンスが良くない。そこで、我々は複数のデータキャッシュをサポートするVLIW型計算機KIDOCHを開発中である。具体的には2つのデータキャッシュをサポートし、さらに5ポートレジスタファイルを用いてキャッシュ間のコヒーレンスも保つようにしている。また、この5ポートレジスタファイルはMMUのTLBおよび汎用のレジスタファイルとしても効果的に用いられている。

さらに、これらの機能を有効に使うためのCコンパイラについても特にループ展開について詳しく述べている。

VLIW COMPUTER KIDOCH USING 5 PORT REGISTER FILES

Masato Abe *, Ken'iti Kido +

*Computer Center, Tohoku University Katahira-2-1-1, Sendai 980,Japan +Chiba Institute of Technology

This paper describes the architecture of a VLIW computer, KIDOCH IV, with a two-port data memory unit using 5-port register files. The two-port data memory with a 4 GB addressing space is managed by the two data memory management units using the two 5-port register files and two 64 page data cache memory units. The outputs also have the information whether or not the write access was performed through a different data memory port. This allows an easy implementation of a C compiler supporting two-port data memory.

1. Introduction

This paper describes the outline of a VLIW computer KIDOCH IV. which is designed to improve on the architecture of KIDOCH III.[1]KIDOCH IV is composed of 15 operation units, a program control unit (PCU), a program memory management unit (PMMU), a program cache memory unit (PMU: 64 kW/256bits), two address generators (IALUa and IALUb) for data memory units (DMUa and DMUb), memory management units (DMMUa and DMMUb), two cache data memory units (DMUa and DMUb: 64 kW/32bits), one floating point/integer ALU (FALU), one floating point/integer operation unit (FPU), a condition code selector for condition jump (CCS), two data bus output selectors (BOS), an immediate data generator (IMM), and an interrupt controller (IRTC). They are interconnected via two 32bit wide data buses. Most of these operation units are tightly coupled with 5-port register files. The register files are used mainly as a temporary data storage. The register files are also used as a PMMU, DMMUa and DMMUb, by which 4 GW addressing space is supported. Furthermore, the register files are used as write access indicators, whereby an easy implementation of a C compiler, which supports two-port data memory, is achieved.

2. System overview

Figure 1 shows the block diagram of VLIW computer KIDOCH IV. 15 operation units operate simultaneously with 256 bit wide program cache memory (PMU), and are interconnected via two 32bits wide data KIDOCH is connected to a host





Fig. 1 Operation units of KIDOCH IV.

computer (a UNIX workstation) via VME bus. KIDOCH has only cache memories; one program memory cache of 64 kW/ 256bits (PMU) and two data memory caches of 64 kW/32bits (DMUa and DMUb).

In case of a cache miss, KIDOCH interrupts the host computer and stops. Then, the host computer changes the contents of the cache memory of the KIDOCH, and makes KIDOCH continue the processing. The cycle time of KIDOCH is 37.5 ns when data cache memory access is performed. Otherwise, it is 25 ns.

2.1. Operation unit and the register file

Figure 2 shows the block diagram of the FALU. 5-port register receives a loop-back data from FALU through an internal port B and two independent sets of data from other operation units through two input ports A and E, and transmits one data to other operation units through port E. It also transmits two independent sets of



32 .

data to the FALU through the ports C and D. The same register file is provided for FPU, DMUa and DMUb. Therefore, the data transfer capacity of KIDOCH is twice compared to that in conventional computer systems.

2.2. Two-port data memory unit

Figure 3 shows the schematic view of two-port data memory unit. independent logical memory addresses (A31-A0, B31-B0) are provided by the two integer ALU (IALUa and IALUb). independent data memory management units (DMMUa and DMMUb) support 4 GW/32bits memory space. Two data cache memory units (DMUa and DMUb) managed by direct mapping method. They are divided into 64 page/1kW. When data memory access starts through port A, the logical addressA15-A10 transferred to the data memory management unit (DMMUa), and the output of the data management unit, MA15-MA0, are compared with the latched logical address LA31-LA16. In case LA31-LA16 are the same as MA31-MA16, and the valid flag is on, the memory access continues, that is, the content of the data cache memory (DMUa) is transferred to the data bus. Otherwise, KIDOCH asks the host computer via an interrupt to change the contents of the data




Fig. 3 Data memory management units (DMMUa and DMMUb) with 5-port register files.

cache memory. The other two 5port register files are used to indicate whether or not memory write access was performed through the other memory port. That is, the logical addresses A15-A10 (port A) and B15-B10 (port B) are provided to the two register files. write access is going to be performed through port A, the output addresses MA15-MA0 of DMMUa and MB15-MB0 of DMMUb are compared. If both valid flags of DMMUa and DMMUb are on and the addresses are the same, the write access flag is set in DMMUb. When a read access is going to be performed through port B and the write access flag is on, KIDOCH asks the host computer via an interrupt to change the contents of the data cache memory. This architecture provides us with an easy implementation of a C compiler, supporting the two-port memory. A very similar memory management unit is used for the program memory unit (PMMU), which offers GW/256bits addressing memory space.

3. C compiler supporting the twoport data memory

We have already developed a C

compiler for the VLIW computer KIDOCH III. It covers the full set of standard C plus some extensions such as complex data type. Loop unrolling technique is also supported in the optimization. Figure 4 shows a sample C program, and Fig. 5 shows the assembler output of KIDOCH with the two-port memory using loop unrolling technique. The number N of steps for KIDOCH IV without the loopunrolling technique is expressed as

$$N=8M,M>1 \tag{1}$$

The number N_1 of steps for KIDOCH IV without the two-port memory (with a one-port memory) using the loop-unrolling technique is expressed as

$$N_1 = 6 + 3M, M > 1$$
 (2)

The number N_2 of steps for KIDOCH IV with the two-port memory using the loop-unrolling technique is expressed as

$$N_2 = 6 + 2M, M > 1$$
 (3)

where M is the number of multiplications in the loop. If M is sufficiently large, $N_2/M \approx 2$, and $N_1/M \approx 3$ respectively since it requires 3M memory accesses for one multiplication. This means that KIDOCH IV with the two-port memory is 1.5 times faster than that without the two port memory.

```
float a[1000], b[1000], c[1000];
main()
{
         int         i;
         for(i=0;i<1000;i++)
               c[i]=a[i]*b[i];
}</pre>
```

Fig. 4 C sample program.

4. Conclusion

This paper describes the architecture of the VLIW computer KIDOCH, which has 15 operation units. Since it has two-port memory (two independent cache memory units and memory management units), the data transfer capacity is twice compared to that in a conventional computer. The data write access flag offers an easy implementation of a C compiler effectively supporting the two-port memory unit.

REFERENCE

M. Abe, A. Shima, T. Ueda, H. Kanai, S. Makino, and K. Kido, "High speed computing machine μKIDOCH for digital signal processing on acoustics," J. Inf. Proc. Soc. Jpn., Vol. 28, No. 12, pp.1306-1317(1987)(in Japanese)

: c : 88	8	XADR 0;	&a[0]			11::21-4 14::- (00001).
	bso a	88		7 et .		integer compare callocol with califil
	12 1 2	1 :	-> REG#1	8 .	loop_end:	Jump address toop and
	f2 1 u		-> REG#1	4 0 S Q		address loop end / bus A
,	!			qis	set;	set jump address
`		Y400 1.	25.[0]	fpu	fapy:	floating multiply alijeblij
	88.	· ·		4_2/4:	; pc_c;	IALUa increment (address &a[i+2])
	2 0 2	8 .	` í	ialub	inc c:	IALUb increment (address &b[i+2])
	ialu_b	: []	-> KEG#1	falu	1001	FALU increment (address &a[i+2])
`				4 0[4	1 . 1 .	&a[i+2] -> REG#1 of IALUa via internal port B
	8	XADR_2;		1 1 1 1		Abfi+2] -> REG#1 of IALUb via internal port B
	b s 0_2		Pus A	1 :- 4		As[i+2] -> REG#1 of FALU via internal port B
	ialu a	2.2;	î	, , ,	; ; ;	Dulis (sfirt1) -> here A
`	1	Ì) 		Jack (4[1+1]) / 240 %
	=======================================	XADR_3;				DEC:
	bso 2	; BB;		* -	, , ,	
	falua	*_2;	&a[1000] -> REG#2 of FALU via port A	de in	falu. re:	delayed condition jump if "re" flag of falu is set
\				453		0 - 1 /- (: J4+1: J- 1103
loop:			:	4 0 S Q	tbu:	
	ia] u_2	::	&a[1])	z nwp	dat_a;	a[i]*b[i] -> DMUa via port A
	ialu_b	 	REC#1 (address &b[i]) of IALUb -> IALUb	a osq	d=u=b;	DMUa (b[i+1]) -> bus E
`				fou	e 2:	$b[i+1] \rightarrow REG#2$ of FPU via port E
	i 2] u_2	pass_c;	(address &alij) ->	+2312	c 1. d 2:	REG#2 (address &a[1000]) and REG#1 (address
	ialu_b	pass_c;	[ALUb (address &b[i]) -> DMUb	:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	&a[i+2]) -> FALU
\		,		,,,,	. 1 4 2.	a[i+1] and b[i+1] -> FPU
	2 n 2		G2(1))	, .	֚֚֓֞֝֞֝֞֝֝֟֝֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֡֓֓֓֓֓֓֡֓֡֓֓֡֓֡֓	THE TAX (133-1-1-1 BAC 1-1) A.F. IAI II.
	اء امر	-	(address &b[1])	12 IU_2	 7_0	KEG#2 (address activity of theory - theory
	falu	.1.	REC#1 (address &alij) of rALU -> rALUa	ialu_a	inc_c;	IALUa increment (address &c[1+1])
\				ialua	, z	&c[i+1] -> REG#Z of IALUa via internal port B
	2 n z .	: 5 - 5 - 1	(ALUa increment (address & Littl)	_		
	4 m m		. `	falu	i cmp:	integer compare &a[1000] with &a[i+2]
	1 T		FALO INCREMENT (Address Martins)	E	1000	iump address "loop end"
	# . = .	-	errand - December of Mailly win internal port B	1 0		address "loop end" -> bus A
	o	<u>.</u> .		, os		
	1 m m .	: <u>-</u>	62[[+1] -/ AEG#1 01 1AEG 7:4 (HICCHE) 70:1 7	ďΓο	361;	Co. 14th Additions
	, pso_a		DMU2 (2[1]) -/ bus A	fpu	tmpy;	floating multiply all+1/+pli+1/
	bsole	, d _ in the	DAUM (o[1]) -> ous E	ialua	inc_c;	
	tpu.	a_1, e_2;		12 12 12 12 12 12 12 12 12 12 12 12 12 1	b 2;	&c[i+2] -> REG#2 of IALUa via internal port B
	۲ ت		MEC#2 (address &c(!)) of IALOR -/ IALOR ***********************************	-		
•	1 a l u _ b	<u>.</u> .		70:37	f. 11 . 1 ·	deleved condition jump if "lt" flag of falu is set
\			becks (address &af10001) and REG#1 (address	4 604	, , , , , , , , , , , , , , , , , , ,	FDII o [1+1] + b [1+1] -> bus A
	1214	(T, 0 'L'	Andte (Anniess galless) 2007	4 1 1	, ,	TO BELLEVILLE AND
	fair	. 1 . 2 .	Fill and bfil -> FPU	, dm ,	181	
		, , ,	IAIIIa (address &cfil) -> DMUa			
		;	(2ddress &a[i+1])	:dou		dummy instruction for jump
		; ; ;	(address &b[i+1])	`		
	f2]u			_loop_end:		
	ialu b	Pass C;	(address			
`	ı					
			And the last	17 17. 14 14. O	4	
			Fig. 5 Accompler outnit for KIL	CHIVE WITH TH	e two-nort	

Fig. 5 Assembler output for KIDOCH IV with the two-port memory with the loop-unrolling technique

_main: means the label / means the end of a step words following ; are the comment