<?xml version='1.0' encoding='UTF-8'?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-03-14T17:35:14Z</responseDate>
  <request metadataPrefix="oai_dc" verb="GetRecord" identifier="oai:ipsj.ixsq.nii.ac.jp:00210431">https://ipsj.ixsq.nii.ac.jp/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:ipsj.ixsq.nii.ac.jp:00210431</identifier>
        <datestamp>2025-01-19T18:09:53Z</datestamp>
        <setSpec>1164:2036:10484:10562</setSpec>
      </header>
      <metadata>
        <oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns="http://www.w3.org/2001/XMLSchema" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
          <dc:title>ニューラルネットワークを用いた被疑論理故障信号線の欠陥種類推定法</dc:title>
          <dc:title>An Estimation Method of Defect Types for Suspected Logical Faulty Lines Using Neural Networks</dc:title>
          <dc:creator>太田, 菜月</dc:creator>
          <dc:creator>細川, 利典</dc:creator>
          <dc:creator>山崎, 浩二</dc:creator>
          <dc:creator>山内, ゆかり</dc:creator>
          <dc:creator>新井, 雅之</dc:creator>
          <dc:creator>Natsuki, Ota</dc:creator>
          <dc:creator>Toshinori, Hosokawa</dc:creator>
          <dc:creator>Koji, Yamazaki</dc:creator>
          <dc:creator>Yukari, Yamauchi</dc:creator>
          <dc:creator>Masayuki, Arai</dc:creator>
          <dc:subject>高信頼化技術</dc:subject>
          <dc:description>特定の故障モデルの故障診断は誤診断や解なしという診断を起こす可能性があるため，スキャン設計回路を対象としたマルチサイクルキャプチャテスト集合を用いたユニバーサル論理故障モデルに対する故障診断法が提案されている．その故障診断手法では，被疑故障信号線の欠陥種類の推定がされないことが課題に残る．本論文では，被疑故障信号線に対して主な論理故障モデルである縮退故障，支配型ブリッジ故障，オープン故障を表すそれぞれの特徴量を求め，人工ニューラルネットワークを用いて，被疑故障信号線の欠陥種類を推定する手法を提案する．</dc:description>
          <dc:description>Since fault diagnosis methods for specified fault models might cause misprediction and non-prediction, a fault diagnosis method for a single universal logical fault model using multi-cycle capture test sets was proposed for scan design circuits. However, the problem remains that the fault diagnosis method does not estimate types of defects corresponding to suspected faults. In this paper, we propose an estimation method of defect types using neural networks with the features represent the major logical fault models such as stuck-at 0 fault, stuck-at 1 fault, dominant bridging fault, and open fault.</dc:description>
          <dc:description>technical report</dc:description>
          <dc:publisher>情報処理学会</dc:publisher>
          <dc:date>2021-03-18</dc:date>
          <dc:format>application/pdf</dc:format>
          <dc:identifier>研究報告システムとLSIの設計技術（SLDM）</dc:identifier>
          <dc:identifier>31</dc:identifier>
          <dc:identifier>2021-SLDM-194</dc:identifier>
          <dc:identifier>1</dc:identifier>
          <dc:identifier>6</dc:identifier>
          <dc:identifier>2188-8639</dc:identifier>
          <dc:identifier>AA11451459</dc:identifier>
          <dc:identifier>https://ipsj.ixsq.nii.ac.jp/record/210431/files/IPSJ-SLDM21194031.pdf</dc:identifier>
          <dc:language>jpn</dc:language>
        </oai_dc:dc>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
