<?xml version='1.0' encoding='UTF-8'?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-03-11T17:17:57Z</responseDate>
  <request metadataPrefix="jpcoar_1.0" verb="GetRecord" identifier="oai:ipsj.ixsq.nii.ac.jp:00220327">https://ipsj.ixsq.nii.ac.jp/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:ipsj.ixsq.nii.ac.jp:00220327</identifier>
        <datestamp>2025-01-19T14:36:11Z</datestamp>
        <setSpec>1164:1579:10818:11010</setSpec>
      </header>
      <metadata>
        <jpcoar:jpcoar xmlns:datacite="https://schema.datacite.org/meta/kernel-4/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:dcndl="http://ndl.go.jp/dcndl/terms/" xmlns:dcterms="http://purl.org/dc/terms/" xmlns:jpcoar="https://github.com/JPCOAR/schema/blob/master/1.0/" xmlns:oaire="http://namespace.openaire.eu/schema/oaire/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:rioxxterms="http://www.rioxx.net/schema/v2.0/rioxxterms/" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns="https://github.com/JPCOAR/schema/blob/master/1.0/" xsi:schemaLocation="https://github.com/JPCOAR/schema/blob/master/1.0/jpcoar_scm.xsd">
          <dc:title>Non-Volatile FPGA-based Intermittent Computing and Its Performance Analysis</dc:title>
          <dc:title xml:lang="en">Non-Volatile FPGA-based Intermittent Computing and Its Performance Analysis</dc:title>
          <jpcoar:creator>
            <jpcoar:creatorName>Aalaa, M.A. Babai</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Kuan, Yi Ng</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Teruo, Tanimoto</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Satoshi, Kawakami</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Koji, Inoue</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Aalaa, M.A. Babai</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Kuan, Yi Ng</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Teruo, Tanimoto</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Satoshi, Kawakami</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Koji, Inoue</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:subject subjectScheme="Other">不揮発性メモリ・システム</jpcoar:subject>
          <datacite:description descriptionType="Other">Intermittent computing is an emerging computing paradigm to enable computation in devices powered by energy harvesting. This can enable several battery-less and low maintenance applications. Previous research in intermittent computing has shown that it is possible to support complex computation under sever energy constraints and frequent interrupts with checkpointing. However, the performance is still limited by the system architecture and energy efficiency. In this work we propose a model for a nonvolatile FPGA based reconfigurable heterogenous architecture and investigate its potential for future high performance intermittent computing systems.</datacite:description>
          <datacite:description descriptionType="Other">Intermittent computing is an emerging computing paradigm to enable computation in devices powered by energy harvesting. This can enable several battery-less and low maintenance applications. Previous research in intermittent computing has shown that it is possible to support complex computation under sever energy constraints and frequent interrupts with checkpointing. However, the performance is still limited by the system architecture and energy efficiency. In this work we propose a model for a nonvolatile FPGA based reconfigurable heterogenous architecture and investigate its potential for future high performance intermittent computing systems.</datacite:description>
          <dc:publisher xml:lang="ja">情報処理学会</dc:publisher>
          <datacite:date dateType="Issued">2022-10-04</datacite:date>
          <dc:language>eng</dc:language>
          <dc:type rdf:resource="http://purl.org/coar/resource_type/c_18gh">technical report</dc:type>
          <jpcoar:identifier identifierType="URI">https://ipsj.ixsq.nii.ac.jp/records/220327</jpcoar:identifier>
          <jpcoar:sourceIdentifier identifierType="ISSN">2188-8574</jpcoar:sourceIdentifier>
          <jpcoar:sourceIdentifier identifierType="NCID">AN10096105</jpcoar:sourceIdentifier>
          <jpcoar:sourceTitle>研究報告システム・アーキテクチャ（ARC）</jpcoar:sourceTitle>
          <jpcoar:volume>2022-ARC-250</jpcoar:volume>
          <jpcoar:issue>14</jpcoar:issue>
          <jpcoar:pageStart>1</jpcoar:pageStart>
          <jpcoar:pageEnd>7</jpcoar:pageEnd>
          <jpcoar:file>
            <jpcoar:URI label="IPSJ-ARC22250014.pdf">https://ipsj.ixsq.nii.ac.jp/record/220327/files/IPSJ-ARC22250014.pdf</jpcoar:URI>
            <jpcoar:mimeType>application/pdf</jpcoar:mimeType>
            <jpcoar:extent>1.2 MB</jpcoar:extent>
            <datacite:date dateType="Available">2024-10-04</datacite:date>
          </jpcoar:file>
        </jpcoar:jpcoar>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
