<?xml version='1.0' encoding='UTF-8'?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
  <responseDate>2026-03-07T12:57:58Z</responseDate>
  <request metadataPrefix="jpcoar_1.0" verb="GetRecord" identifier="oai:ipsj.ixsq.nii.ac.jp:00216082">https://ipsj.ixsq.nii.ac.jp/oai</request>
  <GetRecord>
    <record>
      <header>
        <identifier>oai:ipsj.ixsq.nii.ac.jp:00216082</identifier>
        <datestamp>2025-01-19T15:56:20Z</datestamp>
        <setSpec>1164:2036:10820:10821</setSpec>
      </header>
      <metadata>
        <jpcoar:jpcoar xmlns:datacite="https://schema.datacite.org/meta/kernel-4/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:dcndl="http://ndl.go.jp/dcndl/terms/" xmlns:dcterms="http://purl.org/dc/terms/" xmlns:jpcoar="https://github.com/JPCOAR/schema/blob/master/1.0/" xmlns:oaire="http://namespace.openaire.eu/schema/oaire/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:rioxxterms="http://www.rioxx.net/schema/v2.0/rioxxterms/" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns="https://github.com/JPCOAR/schema/blob/master/1.0/" xsi:schemaLocation="https://github.com/JPCOAR/schema/blob/master/1.0/jpcoar_scm.xsd">
          <dc:title>Initial Design and Evaluation of Riken CGRA: Data-Driven Architecture for Future HPC</dc:title>
          <dc:title xml:lang="en">Initial Design and Evaluation of Riken CGRA: Data-Driven Architecture for Future HPC</dc:title>
          <jpcoar:creator>
            <jpcoar:creatorName>Boma, Adhi</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Carlos, Cortes</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Yiyu, Tan</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Takuya, Kojima</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Artur, Podabas</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName>Kentaro, Sano</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Boma, Adhi</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Carlos, Cortes</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Yiyu, Tan</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Takuya, Kojima</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Artur, Podabas</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:creator>
            <jpcoar:creatorName xml:lang="en">Kentaro, Sano</jpcoar:creatorName>
          </jpcoar:creator>
          <jpcoar:subject subjectScheme="Other">HPC</jpcoar:subject>
          <datacite:description descriptionType="Other">We require diﬀerent processor architectures from the present mainstream of many-core CPU architecture to further scale the computing performance at an acceptable power eﬃciency in the forthcoming Post-Moore era. The Coarse-Grained Reconﬁgurable Array (CGRA) is a promising architecture to overcome scaling limitations of the current many-core architecture, especially for spatially expanded data-ﬂow graphs of operations that can be fully pipelined, be locally controlled, and beneﬁt from specialization for target problems with eﬃcient data movement. This report introduces our research project on CGRA for future HPC, from its concept, initial design, toolchain, and preliminary veriﬁcation to the performance evaluation results with RTL simulation.</datacite:description>
          <datacite:description descriptionType="Other">We require diﬀerent processor architectures from the present mainstream of many-core CPU architecture to further scale the computing performance at an acceptable power eﬃciency in the forthcoming Post-Moore era. The Coarse-Grained Reconﬁgurable Array (CGRA) is a promising architecture to overcome scaling limitations of the current many-core architecture, especially for spatially expanded data-ﬂow graphs of operations that can be fully pipelined, be locally controlled, and beneﬁt from specialization for target problems with eﬃcient data movement. This report introduces our research project on CGRA for future HPC, from its concept, initial design, toolchain, and preliminary veriﬁcation to the performance evaluation results with RTL simulation.</datacite:description>
          <dc:publisher xml:lang="ja">情報処理学会</dc:publisher>
          <datacite:date dateType="Issued">2022-01-17</datacite:date>
          <dc:language>eng</dc:language>
          <dc:type rdf:resource="http://purl.org/coar/resource_type/c_18gh">technical report</dc:type>
          <jpcoar:identifier identifierType="URI">https://ipsj.ixsq.nii.ac.jp/records/216082</jpcoar:identifier>
          <jpcoar:sourceIdentifier identifierType="ISSN">2188-8639</jpcoar:sourceIdentifier>
          <jpcoar:sourceIdentifier identifierType="NCID">AA11451459</jpcoar:sourceIdentifier>
          <jpcoar:sourceTitle>研究報告システムとLSIの設計技術（SLDM）</jpcoar:sourceTitle>
          <jpcoar:volume>2022-SLDM-197</jpcoar:volume>
          <jpcoar:issue>25</jpcoar:issue>
          <jpcoar:pageStart>1</jpcoar:pageStart>
          <jpcoar:pageEnd>6</jpcoar:pageEnd>
          <jpcoar:file>
            <jpcoar:URI label="IPSJ-SLDM22197025.pdf">https://ipsj.ixsq.nii.ac.jp/record/216082/files/IPSJ-SLDM22197025.pdf</jpcoar:URI>
            <jpcoar:mimeType>application/pdf</jpcoar:mimeType>
            <jpcoar:extent>2.1 MB</jpcoar:extent>
          </jpcoar:file>
        </jpcoar:jpcoar>
      </metadata>
    </record>
  </GetRecord>
</OAI-PMH>
