

非同期回路におけるデータパス遅延情報を用いた制御信号共有化手法

齋藤 寛[†] EuseokKim[†] 今井 雅[†] NatthaSretasereekul[†] 中村 宏[†]
南谷 崇[†]

[†] 東京大学先端科学技術研究センター 〒 153-8904 東京都目黒区駒場 4-6-1
E-mail: †{hiroshi, eskim, miyabi, nattha, nakamura, nanya}@hal.rcast.u-tokyo.ac.jp

あらまし 合成における状態爆発問題のために、現存する非同期 CAD ツールのほとんどは大きな設計仕様を扱うことができないといった問題点がある。このような問題点を解決する一つの手法として、本報告ではデータパス遅延情報を用いた2つの制御信号共有化手法を提案する。合成の際に生ずる状態の数は信号の数に指数的大増大なので、共有化による信号数の削減は状態数の削減に直結することができる。共有化自体は、コントロールフローグラフ上でのノード共有化によって行われる。実験の結果より、多数の信号が共有化されたと言う点で本手法の有効性を示すことができた。

キーワード コントロールフローグラフ, ノード共有化, start and end time requirements, 信号遷移グラフ

Control Signal Sharing of Asynchronous Circuits Using Datapath Delay Information

Hiroshi SAITO[†], Euseok KIM[†], Masashi IMAI[†], Nattha SRETASEREEKUL[†], Hiroshi
NAKAMURA[†], and Takashi NANYA[†]

[†] Faculty of Research Center for Advanced Science and Technology, University of Tokyo
Komaba 4-6-1, Meguro-ku, Tokyo, 153-8904

E-mail: †{hiroshi, eskim, miyabi, nattha, nakamura, nanya}@hal.rcast.u-tokyo.ac.jp

Abstract Due to state explosion problem in the synthesis, most of asynchronous CAD tools based on graph models cannot handle large specifications. To overcome this problem, in this paper, we propose two control signal sharing methods by using delay information of datapath circuits. Since the number of states in the synthesis is exponential with respect to the number of signals, the reductions of signals by sharing may reduce the number of states significantly. They are carried out at control flow graph (CFG) descriptions in terms of node sharing. Experimental results are encouraging in that a number of control signals are shared.

Key words control flow graph, node sharing, start and end time requirements, signal transition graph

1. Introduction

There are several CAD tools for asynchronous circuit synthesis [2], [5]. However, due to state explosion problem in the synthesis, most of asynchronous CAD tools based on graph models cannot handle large specifications although they have good optimization heuristics.

In this work, we suggest control signal sharing methods by using delay information of datapath circuits. Since the number of states in the synthesis is exponential with respect to the number of signals, the reductions of signals by sharing

may reduce the number of states significantly. Delay information of datapath circuits is derived if one tries scheduling and allocation for datapath operations using pre-designed datapath components because they are parameterized by execution delays.

Control signal sharing is realized as follows. As an initial description, a control and data flow graph (CDFG) after scheduling and allocation for datapath operations is used. From it, delay information for datapath circuits is derived. Using this delay information, control signals are shared without changing the total delay in datapath circuits if several




Fig. 1 (a) a datapath circuit with a component library, (b) a bundled data implementation, (c) a control flow graph for (a)

timing requirements are satisfied. This is considered at a control flow graph (CFG) which is a part of CDFG in terms of CFG node sharing. Finally, low level control circuit descriptions are derived from reduced CFGs and synthesized by asynchronous logic synthesis tools.

2. Basic Notions

2.1 Datapath Circuit Model

Figure 1.a shows an example of datapath circuits in register transfer level where *FUs*, *MUXs*, *REGs*, mean functional units, multiplexors, and registers. Due to the uses of pre-designed component libraries, each component has parameterized execution delays denoted by $[\min, \max]$ where *min* means minimal delay and *max* means maximal delay.

In asynchronous datapath circuits, each datapath component is controlled by a pair of handshake signals, a *request* (*req*) which initiates the component and an *acknowledgment* (*ack*) which indicates the completion. In this work, we assume bundled data type implementations [4], where *req* signals are generated from control circuits and *ack* signals are *req* signals delayed by the delay elements which correspond to *max* delays of datapath components plus margins. Figure 1.b shows the control of *MUL1* with this implementation. In another datapath style so-called dual-rail implementations [4] where execution delay ranges between *min* and *max* delays depending on input data, our proposed sharing methods may work well due to the considerations of *min* and *max* delays.

2.2 Control Flow Graph

Different from datapath circuits, control circuits for datapath circuits must be synthesized. In this work, since we use a scheduled and allocated control data flow graph (CDFG) description, a control part of CDFG called control flow graph (CFG) is derived to synthesize control circuits. Figure 1.c shows a CFG of Figure 1.a where nodes represent the controls of datapath components, arcs represent causal relations among nodes, and labels represent node names weighted by




Fig. 2 (a) Calculations of start and end times, (b) Possibilities of sequential node sharing in (a), (c) A reduced CFG

min and *max* delays. If a label is indexed with *i* (e.g., *mull1/1*), it means the *i*-th instance of the node. Note, in this work, *MUXs* have a one-hot control signal per input, e.g., *mux1.1*, *mux1.2*, and *mux1.3* are control signals for *MUX1*, since it has three inputs. In addition, we introduce two reference points, *start point* and *end point* where *start point* means the start of datapath operations and *end point* means the end of datapath operations.

In this work, control signal sharing is realized at CFGs by using the relations of *min*, *max* delays, and other datapath delay information.

2.3 Start and End Times

We introduce *start* and *end* times for each CFG node, which are used during control signal sharing. Start time means when the corresponding operation starts and end time means when the operation completes. Since we are introducing both *min* and *max* delays for each CFG node, start time is denoted by (\min_start, \max_start) and end time is denoted by (\min_end, \max_end) . Both *min_start* and *max_start* of each CFG node come from maximum values for each *min_end* and *max_end* of its predecessors except that *min_start* and *max_start* of the nodes immediately after start point are assumed to 0. On the other hand, both *min_end* and *max_end* are calculated by the summations of *min_start* and *min* delay for *min_end* and *max_start* and *max* delay for *max_end*.

For example in Figure 2.a, *min_start* and *max_start* of a node *reg1/1* are (9, 11), whereas *min_end* and *max_end* of the node are (10, 12).

3. Control signal sharing

In this work, two kinds of control signal sharing methods, *sequential node sharing* and *concurrent node sharing*, are presented. They are carried out on a given CFG without sacrificing the performance of datapath circuits.

3.1 Sequential Node Sharing

In a given CFG, suppose nodes *a* and *b* are directly ordered in the sequence of $a \rightarrow b$ (e.g., *mull1/1* \rightarrow *reg1/1* in Figure 2.a).

The conditions of sharing for nodes a and b are classified into three cases by which datapath components are controlled by nodes a and b .

Case 1: Both a and b are a node for FUs or $REGs$.

Nodes a and b are shared if

- $\forall i(i = 1 \dots n), \exists j(j = 1 \dots m), a/i$ has only one successor node b/j and b/j has only one predecessor node a/i , and
- $\forall j(j = 1 \dots m), \exists i(i = 1 \dots n), b/j$ has only one predecessor node a/i and a/i has only one successor node b/j

In this case, a and b can be shared in all instances.

For example in Figure 2.a, $reg1/1$ is shared by $mull/1$ and $reg1/2$ is shared by $mull/2$ because in all instances of $mull$ and $reg1$ they satisfy the above conditions. In addition, $mul2$ and $reg2$ are also shared.

Case 2: a is a node for FUs or $REGs$ and b is a node for $MUXs$. Nodes a and b are shared if

- $\forall i(i = 1 \dots n), \exists j(j = 1 \dots m), a/i$ has only one successor node b/j and b/j has only one predecessor node a/i
- Different from Case 1 where all of the instances of a and b are considered, Case 2 may consider all of the instances of a only. This is because in datapath circuits b is just used to multiplexing the output of a FU which is controlled by a . Hence, b is not used independently from a .

For example in Figure 2.a, $mux3.1$ is shared by $reg2$ and $mux3.2$ is shared by $reg3$ because they satisfy the Case 2 conditions.

Case 3: a is a node for $MUXs$ and b is a node for FUs or $REGs$. Nodes a and b are shared if

- $\forall j(j = 1 \dots m), \exists i(i = 1 \dots n),$ there is a predecessor node p/i before b/j , which controls the same MUX as a , and p/i has only one successor b/j and b/j has only one predecessor p/i

Case 3 is different from Case 1 and Case 2, since MUX control signals before $REGs$ or FUs can have different node names in all instances of $REGs$ or FUs due to the use of a control signal for each MUX 's input. Therefore, in all instances of b/j , the predecessor node p/i can be shared with b/j if p/i always controls the same MUX as a and they are directly ordered.

Figure 2.b shows all of the possibilities of sequential node sharing with respect to Figure 2.a (surrounded by dotted cycles).

Effects of sequential node sharing. These three conditions are checked for all of the nodes in a given CFG. If a pair of nodes a and b can be shared, the predecessor node a is remained where \min and \max delays are modified to the summations of nodes a and b . In addition, to identify which node is shared by which, the predecessor node a keeps the successor node b in the *seq-list* (SL). Figure 2.c shows a re-




Fig. 3 Effects of control signal sharing

duced CFG obtained by sequential node sharing of Figure 2.a. Figure 3.a shows the effect of sequential node sharing where req of $REG1$ is the delayed req_mull and ack of $REG1$ is returned to the control circuit. Note since $MUXs$ use one-hot control signals, $acks$ are generated ORing them (see Figure 3.b).

3.2 Concurrent Nodes Sharing

Suppose nodes a and b are concurrent in a given CFG. Node b is shared by node a if a satisfies both the start and the end time requirements of b . However, this may be very restrictive. Intuitively, suppose that the start times of both nodes a and b are the same. In this situation, although node b can be shared by node a if \min delay of a is larger than \max delay of b , it may not be realized because the end time of a will be over the end time of b . Therefore, we introduce *slack* for each node to explore much possibility of sharing.

3.2.1 Calculations of Slack

Slack is defined for each start and end time where the slack of start time means the latest possible start time denoted by ($sl_min_start, sl_max_start$) and the slack of end time means the latest possible end time denoted by (sl_min_end, sl_max_end).

Slack is calculated in opposite way in contrast to start and end times, i.e., the calculation starts from end point until start point. sl_min_end and sl_max_end directly come from the minimum values of sl_min_start and sl_max_start of the successor nodes. sl_max_start is calculated by subtracting \max delay from sl_min_end and sl_min_start is calculated by subtracting \max delay (not \min delay) from sl_min_end . From the slack calculation, we can identify the nodes in *critical paths* of datapath circuits. In these nodes, two pairs of max_start and sl_max_start and max_end and sl_max_end are equal to each other. We consider the nodes with their slack if their min_start is less than or equal to sl_min_start . Otherwise, the introduction of slack is meaningless.

Figure 4.a shows the slack for Figure 2.c, where nodes $mux1.1, mux2.2, mull/1, mux1.2, mux2.2, mull/2,$ and $add/2$ are the nodes in the critical paths. Therefore, the rest of the nodes, $mul2, add1,$ and $reg3,$ are considered with




Fig. 4 (a) Calculations of slack time in Figure 2.c, (b) Possibilities of concurrent node sharing in Figure 2.c

their slack.

3.2.2 Start and End Time Requirements

In this sub-section, we explain start and end time requirements which must be satisfied to share nodes a and b . Suppose that $a(\text{time})$ denotes time of node a , where time comes from min_start , min_end , sl_max_end , and so on. The formal start time requirements of a with respect to b are:

- $b(\text{min_start}) = a(\text{min_start})$ and $b(\text{max_start}) = a(\text{max_start})$ if $b(\text{sl_min_start}) < b(\text{min_start})$
- $b(\text{min_start}) \leq a(\text{min_start}) \leq b(\text{sl_min_start})$ and $b(\text{max_start}) \leq a(\text{max_start}) \leq b(\text{sl_max_start})$ if $b(\text{sl_min_start}) \geq b(\text{min_start})$
- $b(\text{max_start}) \leq a(\text{min_start})$ if both a and b do not have the same predecessors

The first requirement is required if the slack time of node b is meaningless, i.e., sl_min_start is less than min_start . If it is not the case, the second requirement is checked. The second one just checks whether the start time of b is delayed to the start time of a if b starts before a . The last condition guarantees that the predecessor of b always complete before the start of a .

For example in Figure 4.a, since mux1.1 and mux2.1 have the same predecessor (i.e., start point) and the same start time (the first and the last requirements are satisfied), we find out that a satisfies the start time of b and vice versa.

In addition to the start time requirements, the end time requirements must be checked to share node b by a . The formal end time requirements of a with respect to b are as follows:

- $b(\text{max}) \leq a(\text{min})$
- $a(\text{min_end}) = b(\text{min_end})$ and $a(\text{max_end}) = b(\text{max_end})$ if $b(\text{sl_min_end}) < b(\text{min_end})$
- $a(\text{min_end}) \leq b(\text{sl_min_end})$ and $a(\text{max_end}) \leq b(\text{sl_max_end})$ if $b(\text{sl_min_end}) \geq b(\text{min_end})$

The first requirement guarantees that node b always completes before node a . In addition, since the end time of node b affects the start time of successor nodes of node b , the shar-




Fig. 5 (a) A reduced CFG after concurrent node sharing in Figure 4.b, (b) The finally reduced CFG in Figure 2.a

ing may lead performance degradation if node b is a node in the critical paths. Therefore the second requirement is required. On the other hand, the last requirement guarantees that node b can be delayed until the latest possible end time (slack). Finally, in addition to the first requirement, one of the last two requirements must be satisfied.

For example in Figure 4.a, since min delay of mux1.1 and max delay of mux2.1 are equal to 1 and they have the same min_end and max_end , the first two requirements are satisfied. It means that mux1.1 satisfies the end time requirements of mux2.1 .

3.2.3 Applications of Concurrent Node Sharing

Concurrency between nodes in a given CFG can be captured by the introduction of *levels*. The level for each node is defined as follows; The nodes immediately after start point are level 1. The nodes immediately after level $n-1$ are level n (see Figure 4.b).

After introducing levels, for each level, concurrent node sharing between nodes a and b is carried out by checking start and end time requirements. This must be satisfied in all of the instances if nodes a and b have multiple instances.

In Figure 4.b, since mux1 satisfies both the start and the end time of mux2 in all instances (i.e., in level 1 and level 3), they are shared (denoted by dotted circles). In this case, mux1.1 and mux1.2 are remained in the graph while mux2.1 and mux2.2 are put into *conc.list* (CL) of mux1 (Figure 5.a).

Effects of concurrent node sharing. Figure 3.c shows the effect of concurrent node sharing where $MUX2$ is controlled by the signals of $MUX1$.

Satisfying end time requirements. During concurrent node sharing, there may exist a node a which satisfies both the start and the end time requirements of a node b but fails to sharing because of the violations in different instances. In this case, only in the instance where node a satisfies both the start and the end time of node b , node b keeps the node name of node a into *end.list* (EL) of node b . Satisfying the end time by node a with respect to node b implies that ack

