An Efficient Algorithm for 3D NoC Architecture Optimization

• Item type: Trans(1)
• 公開日: 2013-02-15
• タイトル: An Efficient Algorithm for 3D NoC Architecture Optimization
• タイトル / 言語: en
• タイトル: An Efficient Algorithm for 3D NoC Architecture Optimization
• 言語: eng
• キーワード / 主題Scheme: Other
• キーワード / 主題: [System-Level Synthesis] 3D NoC, Genetic Algorithm, topology, floorplan
• 資源タイプ / 資源タイプ識別子: http://purl.org/coar/resource_type/c_6501
• 資源タイプ: journal article
• 著者所属: Graduate School of Information, Productions and Systems, Waseda University
• 著者所属: Graduate School of Information, Productions and Systems, Waseda University
• 著者所属: Graduate School of Information, Productions and Systems, Waseda University
• 著者所属(英): en
• 著者所属(英): Graduate School of Information, Productions and Systems, Waseda University
• 著者所属(英): en
• 著者所属(英): Graduate School of Information, Productions and Systems, Waseda University
• 著者所属(英): en
• 著者所属(英): Graduate School of Information, Productions and Systems, Waseda University
• 著者名: Xin, Jiang; Ran, Zhang; Takahiro, Watanabe
• 著者名(英): Xin, Jiang; Ran, Zhang; Takahiro, Watanabe
• 論文抄録 / 内容記述タイプ: Other
• 論文抄録 / 内容記述: With the progress of 3D IC integration technologies, the application of 3D Networks-on-chip (NoCs) has been proposed as a scalable and efficient solution to the global communication in the interconnect designs. In this work, we propose a new procedure for designing application specific irregular 3D NoC architectures. This procedure does not only satisfy the variability of the highly customized SoC designs, but also achieve significant performance improvement. The objective is to improve both communication latency and power consumption under several 3D constraints. A Genetic Algorithm (GA) based efficient algorithm is applied to optimize both the topology and floorplan. Numerical experiments are implemented on standard benchmarks by comparing the method application in 3D architectures with the 2D designs and then comparing the architecture obtained by our proposed algorithm with both classical topologies and custom based topologies. The experimental results show that the architectures by our design algorithm can achieve more performance improvement than other algorithms and the proposed algorithm also proves to be a time efficient method for exploration in the large solution space.
• 論文抄録(英) / 内容記述タイプ: Other
• 論文抄録(英) / 内容記述: With the progress of 3D IC integration technologies, the application of 3D Networks-on-chip (NoCs) has been proposed as a scalable and efficient solution to the global communication in the interconnect designs. In this work, we propose a new procedure for designing application specific irregular 3D NoC architectures. This procedure does not only satisfy the variability of the highly customized SoC designs, but also achieve significant performance improvement. The objective is to improve both communication latency and power consumption under several 3D constraints. A Genetic Algorithm (GA) based efficient algorithm is applied to optimize both the topology and floorplan. Numerical experiments are implemented on standard benchmarks by comparing the method application in 3D architectures with the 2D designs and then comparing the architecture obtained by our proposed algorithm with both classical topologies and custom based topologies. The experimental results show that the architectures by our design algorithm can achieve more performance improvement than other algorithms and the proposed algorithm also proves to be a time efficient method for exploration in the large solution space.
• 書誌情報: IPSJ Transactions on System LSI Design Methodology（TSLDM）; 巻 6, p. 34-41, 発行日 2013-02-15
• ISSN / 収録物識別子タイプ: ISSN
• ISSN / 収録物識別子: 1882-6687
• 出版者 / 言語: ja
• 出版者: 情報処理学会