WEKO3
アイテム
Reasoning for a Logic Circuit Synthesis Expert System
https://ipsj.ixsq.nii.ac.jp/records/59655
https://ipsj.ixsq.nii.ac.jp/records/59655ed030cd3-02eb-4dd7-9bdb-275ef4a62e7c
名前 / ファイル | ライセンス | アクション |
---|---|---|
![]() |
Copyright (c) 1992 by the Information Processing Society of Japan
|
|
オープンアクセス |
Item type | JInfP(1) | |||||||
---|---|---|---|---|---|---|---|---|
公開日 | 1992-03-31 | |||||||
タイトル | ||||||||
タイトル | Reasoning for a Logic Circuit Synthesis Expert System | |||||||
タイトル | ||||||||
言語 | en | |||||||
タイトル | Reasoning for a Logic Circuit Synthesis Expert System | |||||||
言語 | ||||||||
言語 | eng | |||||||
資源タイプ | ||||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||||
資源タイプ | journal article | |||||||
著者所属 | ||||||||
Hitachi Research Laboratory Hitachi Ltd. | ||||||||
著者所属 | ||||||||
Hitachi Research Laboratory Hitachi Ltd. | ||||||||
著者所属 | ||||||||
Hitachi Research Laboratory Hitachi Ltd. | ||||||||
著者所属 | ||||||||
Hitachi Research Laboratory Hitachi Ltd. | ||||||||
著者所属 | ||||||||
Hitachi Research Laboratory Hitachi Ltd. | ||||||||
著者所属(英) | ||||||||
en | ||||||||
Hitachi Research Laboratory, Hitachi Ltd. | ||||||||
著者所属(英) | ||||||||
en | ||||||||
Hitachi Research Laboratory, Hitachi Ltd. | ||||||||
著者所属(英) | ||||||||
en | ||||||||
Hitachi Research Laboratory, Hitachi Ltd. | ||||||||
著者所属(英) | ||||||||
en | ||||||||
Hitachi Research Laboratory, Hitachi Ltd. | ||||||||
著者所属(英) | ||||||||
en | ||||||||
Hitachi Research Laboratory, Hitachi Ltd. | ||||||||
著者名 |
Keisuke, Bekki
× Keisuke, Bekki
|
|||||||
著者名(英) |
Keisuke, Bekki
× Keisuke, Bekki
|
|||||||
論文抄録 | ||||||||
内容記述タイプ | Other | |||||||
内容記述 | Most first-generation expert systems are rule-based systems with separate inference engines. To build this type of expert system experts knowledge must be described as a large unstructured collection of rules. But this is especially difficult for complicated design problems such as logic circuit design. Therefore a reasoning mechanism must be established that is suited to building expert systems for design problems. This paper shows that the logic circuit design process can be decomposed into two phases. The first includes routine design which is largely top-down while the second is bottom-up. A new reasoning mechanism is pro-posed that can control both top-down and bottom-up design. This reasoning mechanism has been implemented in Prolog according to an object oriented programming paradigm and an expert system called ProLogic built for logic circuit design. Logic circuits synthesized by ProLogic are evaluated and found to be similar to those designed by human experts confirming the usefulness of the proposed reasoning mechanism. | |||||||
論文抄録(英) | ||||||||
内容記述タイプ | Other | |||||||
内容記述 | Most first-generation expert systems are rule-based systems with separate inference engines. To build this type of expert system, experts, knowledge must be described as a large unstructured collection of rules. But this is especially difficult for complicated design problems such as logic circuit design. Therefore a reasoning mechanism must be established that is suited to building expert systems for design problems. This paper shows that the logic circuit design process can be decomposed into two phases. The first includes routine design, which is largely top-down, while the second is bottom-up. A new reasoning mechanism is pro-posed that can control both top-down and bottom-up design. This reasoning mechanism has been implemented in Prolog according to an object oriented programming paradigm, and an expert system called ProLogic built for logic circuit design. Logic circuits synthesized by ProLogic are evaluated and found to be similar to those designed by human experts, confirming the usefulness of the proposed reasoning mechanism. | |||||||
書誌レコードID | ||||||||
収録物識別子タイプ | NCID | |||||||
収録物識別子 | AA00700121 | |||||||
書誌情報 |
Journal of Information Processing 巻 15, 号 1, p. 41-49, 発行日 1992-03-31 |
|||||||
ISSN | ||||||||
収録物識別子タイプ | ISSN | |||||||
収録物識別子 | 1882-6652 | |||||||
出版者 | ||||||||
言語 | ja | |||||||
出版者 | 情報処理学会 |