| Item type |
Symposium(1) |
| 公開日 |
2015-10-14 |
| タイトル |
|
|
タイトル |
Hardware Acceleration of the Gabor Wavelet Transformation to Estimate Interruptibility for Working Productivity |
| タイトル |
|
|
言語 |
en |
|
タイトル |
Hardware Acceleration of the Gabor Wavelet Transformation to Estimate Interruptibility for Working Productivity |
| 言語 |
|
|
言語 |
jpn |
| キーワード |
|
|
主題Scheme |
Other |
|
主題 |
ポスター |
| 資源タイプ |
|
|
資源タイプ識別子 |
http://purl.org/coar/resource_type/c_5794 |
|
資源タイプ |
conference paper |
| 著者所属 |
|
|
|
Hanoi University of Science and Technology |
| 著者所属 |
|
|
|
Tokyo University of Agriculture and Technology |
| 著者所属 |
|
|
|
Hanoi University of Science and Technology |
| 著者所属 |
|
|
|
Tokyo University of Agriculture and Technology |
| 著者所属 |
|
|
|
Tokyo University of Agriculture and Technology |
| 著者所属(英) |
|
|
|
en |
|
|
Hanoi University of Science and Technology |
| 著者所属(英) |
|
|
|
en |
|
|
Tokyo University of Agriculture and Technology |
| 著者所属(英) |
|
|
|
en |
|
|
Hanoi University of Science and Technology |
| 著者所属(英) |
|
|
|
en |
|
|
Tokyo University of Agriculture and Technology |
| 著者所属(英) |
|
|
|
en |
|
|
Tokyo University of Agriculture and Technology |
| 著者名 |
Nam, Nguyen Hai
Kaoru, Kozuka
Binh, Huynh Thi Thanh
Kinya, Fujita
Hironori, Nakajo
|
| 著者名(英) |
Nam, Nguyen Hai
Kaoru, Kozuka
Binh, Huynh Thi Thanh
Kinya, Fujita
Hironori, Nakajo
|
| 論文抄録 |
|
|
内容記述タイプ |
Other |
|
内容記述 |
We propose hardware acceleration of the Gabor wavelet transformation for the estimation of interruptibility in order to improve working productivity. The wavelet transformation has been implemented on an FPGA board to speed up the transformation calculation by implementing its Verilog codes to be synthesized to run on an FPGA board. |
| 論文抄録(英) |
|
|
内容記述タイプ |
Other |
|
内容記述 |
We propose hardware acceleration of the Gabor wavelet transformation for the estimation of interruptibility in order to improve working productivity. The wavelet transformation has been implemented on an FPGA board to speed up the transformation calculation by implementing its Verilog codes to be synthesized to run on an FPGA board. |
| 書誌情報 |
組込みシステムシンポジウム2015論文集
巻 2015,
p. 143-144,
発行日 2015-10-14
|
| 出版者 |
|
|
言語 |
ja |
|
出版者 |
情報処理学会 |
IPSJ-ESS2015031.pdf (1.1 MB)
