http://swrc.ontoware.org/ontology#Article
Low-Power VLSI Implementation by NMOS 4-Phase Dynamic Logic
en
特集：電子システムの設計技術と設計自動化
Department of Information Systems Engineering Osaka University
Department of Information Systems Engineering Osaka University
Department of Information Systems Engineering Osaka University
Department of Communications and ComputerEngineering Kyoto
Bao-YuSong
Makoto Furuie
Yukihiro Yoshida
Takao Onoye
Isao Shirakawa
An nMOS 4-phase dynamic logic scheme is described which is intended mainly to achieve low-power consumption. In this scheme the short-circuit current of a logic gate iseliminated and moreover the capacitive load of the gate is reduced to almost half as compared with the corresponding CMOS gate resulting in enhancing the power reduction and shortening the gate delay. A new layout concept of {?it Array Cell }(AC) is introduced which contains (M$?times$N)+2 transistors to construct a logic gate and isused for the basic logic component in the nMOS 4-phase dynamic logic scheme. The regular structure of the AC contributes much toward the reduction oftotal layout area.Moreover a clock generator dedicated to generating four types ofclock signals is devised for reducing the complexity of clock distribution.A number of experimental results of logic modules are also shown to demonstrate that not only the low-power dissipation but also the highdensity can be attained.
An nMOS 4-phase dynamic logic scheme is described, which is intended mainly to achieve low-power consumption. In this scheme, the short-circuit current of a logic gate iseliminated, and moreover, the capacitive load of the gate is reduced to almost half as compared with the corresponding CMOS gate,resulting in enhancing the power reduction and shortening the gate delay. A new layout concept of {\it Array Cell }(AC) is introduced, which contains (M$\times$N)+2 transistors to construct a logic gate, and isused for the basic logic component in the nMOS 4-phase dynamic logic scheme. The regular structure of the AC contributes much toward the reduction oftotal layout area.Moreover, a clock generator dedicated to generating four types ofclock signals is devised for reducing the complexity of clock distribution.A number of experimental results of logic modules are also shown to demonstrate that not only the low-power dissipation but also the highdensity can be attained.
AN00116647
情報処理学会論文誌
41
4
899-907
2000-04-15
1882-7764