In this paper, we present an architecture of CAP-II. CAP-II is a highly parallel processor consists of 64 to 1024 processing elements (PEs). Highly parallel processor must have both powerful PEs and high speed communication network to achieve high performance in variety of problems. We use 32bit RISC micro-processor with cache memory for PE. And the system has 3 different type networks for broadcast, 10calcommunication, and synchronization.
217 - 222
SIG Technical Reports are nonrefereed and hence may later appear in any journals, conferences, symposia, etc.